JPS6252338B2 - - Google Patents

Info

Publication number
JPS6252338B2
JPS6252338B2 JP56089004A JP8900481A JPS6252338B2 JP S6252338 B2 JPS6252338 B2 JP S6252338B2 JP 56089004 A JP56089004 A JP 56089004A JP 8900481 A JP8900481 A JP 8900481A JP S6252338 B2 JPS6252338 B2 JP S6252338B2
Authority
JP
Japan
Prior art keywords
timing
circuit
check
signal
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56089004A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57203300A (en
Inventor
Kunio Oono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56089004A priority Critical patent/JPS57203300A/ja
Publication of JPS57203300A publication Critical patent/JPS57203300A/ja
Publication of JPS6252338B2 publication Critical patent/JPS6252338B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
JP56089004A 1981-06-10 1981-06-10 Timing check system Granted JPS57203300A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56089004A JPS57203300A (en) 1981-06-10 1981-06-10 Timing check system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56089004A JPS57203300A (en) 1981-06-10 1981-06-10 Timing check system

Publications (2)

Publication Number Publication Date
JPS57203300A JPS57203300A (en) 1982-12-13
JPS6252338B2 true JPS6252338B2 (US20020095090A1-20020718-M00002.png) 1987-11-05

Family

ID=13958677

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56089004A Granted JPS57203300A (en) 1981-06-10 1981-06-10 Timing check system

Country Status (1)

Country Link
JP (1) JPS57203300A (US20020095090A1-20020718-M00002.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0359543U (US20020095090A1-20020718-M00002.png) * 1989-10-16 1991-06-12

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02157952A (ja) * 1988-12-09 1990-06-18 Nec Corp 記憶装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0359543U (US20020095090A1-20020718-M00002.png) * 1989-10-16 1991-06-12

Also Published As

Publication number Publication date
JPS57203300A (en) 1982-12-13

Similar Documents

Publication Publication Date Title
US6922367B2 (en) Data strobe synchronization circuit and method for double data rate, multi-bit writes
US7506226B2 (en) System and method for more efficiently using error correction codes to facilitate memory device testing
US5509132A (en) Semiconductor memory device having an SRAM as a cache memory integrated on the same chip and operating method thereof
US4691303A (en) Refresh system for multi-bank semiconductor memory
US5703831A (en) Synchronous semiconductor memory device having internal circuitry enabled only when commands are applied in normal sequence
KR100546362B1 (ko) 메모리 클럭 신호의 주파수를 선택적으로 가변시키는메모리 컨트롤러 및 이를 이용한 메모리의 데이터 독출동작 제어방법
US6757799B2 (en) Memory device with pipelined address path
US5745914A (en) Technique for converting system signals from one address configuration to a different address configuration
ITMI20010974A1 (it) Dispositivo di memoria a semiconduttore e sistema di memoria per migliorare l'efficienza di bus
US5923604A (en) Method and apparatus for anticipatory selection of external or internal addresses in a synchronous memory device
US6408356B1 (en) Apparatus and method for modifying signals from a CPU to a memory card
JP3957008B2 (ja) 半導体メモリデバイスの区別方法
JPS6252338B2 (US20020095090A1-20020718-M00002.png)
US6976121B2 (en) Apparatus and method to track command signal occurrence for DRAM data transfer
US5586129A (en) Parity bit memory simulator
JP2699640B2 (ja) 放射線認識回路を用いた電子回路
KR100262680B1 (ko) 시스템 신호를 한 어드레스 구성으로부터 다른 어드레스 구성으로 변환하기 위한 기술
JP3348632B2 (ja) 高速試験機能つきメモリ
US6976120B2 (en) Apparatus and method to track flag transitions for DRAM data transfer
JP3018431B2 (ja) 半導体メモリ用オンチップテスト方式
JP2628588B2 (ja) Ｄｒａｍのリフレッシュ回路
JPH01309159A (ja) マルチポートメモリ
JP2978834B2 (ja) 記憶装置
KR830001406B1 (ko) 반도체 기억장치
JP2788810B2 (ja) リフレッシュタイミングチェック回路