JPS6249807B2 - - Google Patents
Info
- Publication number
- JPS6249807B2 JPS6249807B2 JP54105167A JP10516779A JPS6249807B2 JP S6249807 B2 JPS6249807 B2 JP S6249807B2 JP 54105167 A JP54105167 A JP 54105167A JP 10516779 A JP10516779 A JP 10516779A JP S6249807 B2 JPS6249807 B2 JP S6249807B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- data
- bus
- output
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Multi Processors (AREA)
- Emergency Protection Circuit Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10516779A JPS5629418A (en) | 1979-08-17 | 1979-08-17 | Protective relay unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10516779A JPS5629418A (en) | 1979-08-17 | 1979-08-17 | Protective relay unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5629418A JPS5629418A (en) | 1981-03-24 |
JPS6249807B2 true JPS6249807B2 (cs) | 1987-10-21 |
Family
ID=14400121
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10516779A Granted JPS5629418A (en) | 1979-08-17 | 1979-08-17 | Protective relay unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5629418A (cs) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58138407U (ja) * | 1982-03-11 | 1983-09-17 | 三菱電機株式会社 | 車輛用アンテナの取付装置 |
-
1979
- 1979-08-17 JP JP10516779A patent/JPS5629418A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5629418A (en) | 1981-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0258649B2 (cs) | ||
JP2501874B2 (ja) | Icカ―ド | |
US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
JPS6249807B2 (cs) | ||
JP2710151B2 (ja) | 自動化装置の作動方法 | |
JPH0122653B2 (cs) | ||
JPS6361697B2 (cs) | ||
JP2581080B2 (ja) | デバック用マイクロプロセッサ | |
JP3310482B2 (ja) | マイクロコンピュータ | |
JPH0736373A (ja) | プログラマブルコントローラ | |
JPH0130367B2 (cs) | ||
JPS6336428Y2 (cs) | ||
JP2611410B2 (ja) | プロセッサを用いた通信制御回路の初期化回路 | |
JPH0256697B2 (cs) | ||
JPH0435941Y2 (cs) | ||
JP2957333B2 (ja) | 空間スイッチ内未使用入力回線検出方式 | |
JPS58101361A (ja) | デ−タ処理装置 | |
JPH03214275A (ja) | 半導体集積回路 | |
JPH0514290B2 (cs) | ||
SU1596339A1 (ru) | Устройство дл сопр жени периферийного устройства с ЭВМ | |
JPH0447855B2 (cs) | ||
JPH02183332A (ja) | プログラムド制御方式 | |
JPH01116736A (ja) | ワンチップマイクロコンピュータの入出力ポートシステム | |
JPH07121483A (ja) | 共有メモリアクセス制御回路 | |
JPS5836380B2 (ja) | マルチプロセツサ・システムにおけるダイレクト・メモリ・アクセス方式 |