JPS6249730B2 - - Google Patents
Info
- Publication number
- JPS6249730B2 JPS6249730B2 JP53052241A JP5224178A JPS6249730B2 JP S6249730 B2 JPS6249730 B2 JP S6249730B2 JP 53052241 A JP53052241 A JP 53052241A JP 5224178 A JP5224178 A JP 5224178A JP S6249730 B2 JPS6249730 B2 JP S6249730B2
- Authority
- JP
- Japan
- Prior art keywords
- wafer
- layer
- semiconductor
- gallium arsenide
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02241—III-V semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2654—Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Formation Of Insulating Films (AREA)
- Recrystallisation Techniques (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/796,118 US4170666A (en) | 1977-05-11 | 1977-05-11 | Method for reducing surface recombination velocities in III-V compound semiconductors |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS53139979A JPS53139979A (en) | 1978-12-06 |
| JPS6249730B2 true JPS6249730B2 (enExample) | 1987-10-21 |
Family
ID=25167346
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5224178A Granted JPS53139979A (en) | 1977-05-11 | 1978-04-28 | Iiiiv compound semiconductor structure and method of producing same |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4170666A (enExample) |
| JP (1) | JPS53139979A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4291327A (en) * | 1978-08-28 | 1981-09-22 | Bell Telephone Laboratories, Incorporated | MOS Devices |
| US4246296A (en) * | 1979-02-14 | 1981-01-20 | Bell Telephone Laboratories, Incorporated | Controlling the properties of native films using selective growth chemistry |
| IT1171402B (it) * | 1981-07-20 | 1987-06-10 | Selenia Ind Eletroniche Associ | Transistor ad effeto di campo a barriera metallo-semiconduttorre conzona svuotata modificata |
| US5192695A (en) * | 1991-07-09 | 1993-03-09 | Fermionics Corporation | Method of making an infrared detector |
-
1977
- 1977-05-11 US US05/796,118 patent/US4170666A/en not_active Expired - Lifetime
-
1978
- 1978-04-28 JP JP5224178A patent/JPS53139979A/ja active Granted
Non-Patent Citations (1)
| Title |
|---|
| SOLID STOTE COMMUNICATIONS=1971 * |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS53139979A (en) | 1978-12-06 |
| US4170666A (en) | 1979-10-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4172906A (en) | Method for passivating III-V compound semiconductors | |
| JP4950047B2 (ja) | ゲルマニウムの成長方法及び半導体基板の製造方法 | |
| EP0584230B1 (en) | Oxides and nitrides of metastabile group iv alloys and nitrides of group iv elements and semiconductor devices formed thereof | |
| US8609517B2 (en) | MOCVD for growing III-V compound semiconductors on silicon substrates | |
| US4771326A (en) | Composition double heterojunction transistor | |
| CN100437905C (zh) | 形成晶格调谐的半导体衬底 | |
| JPWO2005015618A1 (ja) | 窒化物半導体成長用基板 | |
| JP2016515299A (ja) | 希土類酸化物ゲート誘電体を備えた、シリコン基板上に成長したiii−n半導体素子 | |
| EP0042175B1 (en) | Method of fabricating a semiconductor device having a silicon-on-sapphire structure | |
| US4902643A (en) | Method of selective epitaxial growth for compound semiconductors | |
| CN110600547A (zh) | 氮化镓基半导体器件及其制作方法 | |
| JPS6249730B2 (enExample) | ||
| CN103794644A (zh) | 一种磷化铟基双异质结双极晶体管结构及制备方法 | |
| US5338942A (en) | Semiconductor projections having layers with different lattice constants | |
| EP0196245B1 (en) | Compound semiconductor layer having high carrier concentration and method of forming same | |
| JP2003124515A (ja) | 窒化物系化合物半導体の製造方法及び半導体素子 | |
| US20230343589A1 (en) | Semiconductor structures and manufacturing methods thereof | |
| JP2565908B2 (ja) | 化合物半導体装置 | |
| JP2828980B2 (ja) | 半導体結晶の製造方法 | |
| Rosencher | Device application: work to date | |
| JP2001127338A (ja) | 半導体装置及びその製造方法 | |
| JP2555885B2 (ja) | ゲルマニウム・砒化ガリウム接合の製造方法 | |
| JPH031546A (ja) | 電界効果トランジスタ | |
| WO2024100958A1 (ja) | 半導体エピタキシャル基板の製造方法、半導体エピタキシャル基板、及び半導体装置 | |
| KR20240072156A (ko) | 질화물 반도체 웨이퍼의 제조방법, 및 질화물 반도체 웨이퍼 |