JPS6248403B2 - - Google Patents
Info
- Publication number
- JPS6248403B2 JPS6248403B2 JP56147397A JP14739781A JPS6248403B2 JP S6248403 B2 JPS6248403 B2 JP S6248403B2 JP 56147397 A JP56147397 A JP 56147397A JP 14739781 A JP14739781 A JP 14739781A JP S6248403 B2 JPS6248403 B2 JP S6248403B2
- Authority
- JP
- Japan
- Prior art keywords
- division ratio
- frequency division
- output
- frequency
- frequency divider
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000010355 oscillation Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000001960 triggered effect Effects 0.000 description 3
- 101100488882 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) YPL080C gene Proteins 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/199—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division with reset of the frequency divider or the counter, e.g. for assuring initial synchronisation
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56147397A JPS5848538A (ja) | 1981-09-18 | 1981-09-18 | Pll発振器 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56147397A JPS5848538A (ja) | 1981-09-18 | 1981-09-18 | Pll発振器 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5848538A JPS5848538A (ja) | 1983-03-22 |
| JPS6248403B2 true JPS6248403B2 (enrdf_load_stackoverflow) | 1987-10-14 |
Family
ID=15429347
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56147397A Granted JPS5848538A (ja) | 1981-09-18 | 1981-09-18 | Pll発振器 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5848538A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8612794B2 (en) | 2009-12-03 | 2013-12-17 | Casio Electronics Manufacturing Co., Ltd. | Clock signal generating device and electronic device |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2674702B2 (ja) * | 1985-08-02 | 1997-11-12 | リベラ・テレコム・リミテッド | シンセサイザ |
-
1981
- 1981-09-18 JP JP56147397A patent/JPS5848538A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8612794B2 (en) | 2009-12-03 | 2013-12-17 | Casio Electronics Manufacturing Co., Ltd. | Clock signal generating device and electronic device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5848538A (ja) | 1983-03-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4590602A (en) | Wide range clock recovery circuit | |
| EP0669722B1 (en) | PLL circuit having shortened locking time | |
| JP2710214B2 (ja) | フェーズロックドループ回路 | |
| JP2616582B2 (ja) | Pll周波数シンセサイザ | |
| EP0085615A2 (en) | Phase-locked loop circuit | |
| JP2876426B2 (ja) | 位相検波器 | |
| US4531102A (en) | Digital phase lock loop system | |
| US6928129B2 (en) | Phase locked loop circuit and method of frequency modulation in phase locked loop circuit | |
| JPS6248403B2 (enrdf_load_stackoverflow) | ||
| US20030214330A1 (en) | Phase-locked loop circuit | |
| JP2885662B2 (ja) | Pll回路 | |
| JP2842784B2 (ja) | Pll回路 | |
| JP2002158581A (ja) | 周波数可変型pll回路 | |
| JP4082207B2 (ja) | 周波数シンセサイザ | |
| JPH02112314A (ja) | ビデオ周波数同調回路 | |
| JPH0546357Y2 (enrdf_load_stackoverflow) | ||
| SU1197073A2 (ru) | Цифровой синтезатор частот | |
| JP2806661B2 (ja) | 二重ループ形pll回路 | |
| JPH0897717A (ja) | 位相同期ループのロック検出回路 | |
| JP2531908B2 (ja) | 位相比較回路 | |
| JPH0733467Y2 (ja) | ディジタル位相同期ループ回路 | |
| KR20000043986A (ko) | 프로그래머블 피 엘 엘(phase locked loop:pll) 회로 | |
| JPH0673928U (ja) | Pll回路 | |
| JPH0376427A (ja) | Pll回路 | |
| JPH05145413A (ja) | 位相同期回路 |