JPS6244664B2 - - Google Patents
Info
- Publication number
- JPS6244664B2 JPS6244664B2 JP57011718A JP1171882A JPS6244664B2 JP S6244664 B2 JPS6244664 B2 JP S6244664B2 JP 57011718 A JP57011718 A JP 57011718A JP 1171882 A JP1171882 A JP 1171882A JP S6244664 B2 JPS6244664 B2 JP S6244664B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- time
- pattern
- patterns
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57011718A JPS58129623A (ja) | 1982-01-29 | 1982-01-29 | バスの動作中実時間検査回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57011718A JPS58129623A (ja) | 1982-01-29 | 1982-01-29 | バスの動作中実時間検査回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58129623A JPS58129623A (ja) | 1983-08-02 |
JPS6244664B2 true JPS6244664B2 (enrdf_load_html_response) | 1987-09-22 |
Family
ID=11785816
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57011718A Granted JPS58129623A (ja) | 1982-01-29 | 1982-01-29 | バスの動作中実時間検査回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58129623A (enrdf_load_html_response) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63123149A (ja) * | 1986-11-12 | 1988-05-26 | Nec Corp | デ−タ転送方法 |
-
1982
- 1982-01-29 JP JP57011718A patent/JPS58129623A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58129623A (ja) | 1983-08-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109872150B (zh) | 具有时钟同步操作的数据处理系统 | |
JP2880165B2 (ja) | 2つのプロセッサからなる自動車のコンピュータシステムを監視する装置 | |
US5345566A (en) | Method and apparatus for controlling dual bus system | |
US5068851A (en) | Apparatus and method for documenting faults in computing modules | |
US5640508A (en) | Fault detecting apparatus for a microprocessor system | |
JPH0792765B2 (ja) | 入/出力コントローラ | |
JPH01154242A (ja) | 二重ゾーンの耐欠陥コンピュータシステム | |
EP1703401A2 (en) | Information processing apparatus and control method therefor | |
JPH05128080A (ja) | 情報処理装置 | |
EP0868692B1 (en) | Processor independent error checking arrangement | |
JPS6244664B2 (enrdf_load_html_response) | ||
JPH0378647B2 (enrdf_load_html_response) | ||
JPS5911452A (ja) | パリテイチエツク回路の試験方式 | |
JP7605697B2 (ja) | 演算装置 | |
JPH02187856A (ja) | マルチ中央演算ユニットシステムのリセット方法 | |
KR0176085B1 (ko) | 병렬처리 컴퓨터 시스템에서의 프로세서 노드 및 노드연결망의 에러 검출방법 | |
KR0144824B1 (ko) | 다수의 노드 장치들에 대한 장애발생 및 장애복구 감지회로 | |
JPS6210833Y2 (enrdf_load_html_response) | ||
JPH0726762Y2 (ja) | バス不一致発生回路 | |
JPS5916302B2 (ja) | チエツク装置 | |
JPH0471037A (ja) | 電子計算機の二重化方式 | |
JPS61134846A (ja) | 電子計算機システム | |
JPS62182846A (ja) | 電子計算機の自己診断方法 | |
JPS6321217B2 (enrdf_load_html_response) | ||
Lala | Fault tolerance and self-checking techniques in microprocessor-based system design |