JPS6243411Y2 - - Google Patents

Info

Publication number
JPS6243411Y2
JPS6243411Y2 JP19373182U JP19373182U JPS6243411Y2 JP S6243411 Y2 JPS6243411 Y2 JP S6243411Y2 JP 19373182 U JP19373182 U JP 19373182U JP 19373182 U JP19373182 U JP 19373182U JP S6243411 Y2 JPS6243411 Y2 JP S6243411Y2
Authority
JP
Japan
Prior art keywords
clock signal
processor
clock
sub
built
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP19373182U
Other languages
English (en)
Japanese (ja)
Other versions
JPS59100351U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP19373182U priority Critical patent/JPS59100351U/ja
Publication of JPS59100351U publication Critical patent/JPS59100351U/ja
Application granted granted Critical
Publication of JPS6243411Y2 publication Critical patent/JPS6243411Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP19373182U 1982-12-21 1982-12-21 プロセツサ同期制御回路 Granted JPS59100351U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19373182U JPS59100351U (ja) 1982-12-21 1982-12-21 プロセツサ同期制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19373182U JPS59100351U (ja) 1982-12-21 1982-12-21 プロセツサ同期制御回路

Publications (2)

Publication Number Publication Date
JPS59100351U JPS59100351U (ja) 1984-07-06
JPS6243411Y2 true JPS6243411Y2 (ru) 1987-11-11

Family

ID=30416606

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19373182U Granted JPS59100351U (ja) 1982-12-21 1982-12-21 プロセツサ同期制御回路

Country Status (1)

Country Link
JP (1) JPS59100351U (ru)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01100617A (ja) * 1987-10-14 1989-04-18 Nec Corp 同期化装置

Also Published As

Publication number Publication date
JPS59100351U (ja) 1984-07-06

Similar Documents

Publication Publication Date Title
US4973860A (en) Circuit for synchronizing an asynchronous input signal to a high frequency clock
US6577174B2 (en) Phase lock loop system and method
CA2048514A1 (en) Synchronous processor unit with interconnected, separately clocked processor sections
JPH0433056B2 (ru)
JPS6243411Y2 (ru)
US4341950A (en) Method and circuitry for synchronizing the read and update functions of a timer/counter circuit
US5578945A (en) Methods and apparatus for providing a negative delay on an IC chip
JPH11205293A (ja) 内部クロック同期化方法および内部クロック同期化回路
US6100734A (en) IC chip using a phase-locked loop for providing signals having different timing edges
CA1150367A (en) Circuit for odd frequency division of a given pulse train
JPH0738427A (ja) 位相同期ループ用デジタルロック検出器及び方法
JPS6055466A (ja) 複数処理装置の同期方式
JP2754566B2 (ja) スタフ同期方式
JPS60190024A (ja) デイジタル位相同期回路
JPS61140221A (ja) タイミング発生回路
JPH0438184B2 (ru)
JPS6128426Y2 (ru)
JP2531805B2 (ja) デジタルｐｌｌ回路
JP2867967B2 (ja) クロックスキュー調整機能付きｐｌｄ
JPS5694840A (en) Counter synchronous control system
JPH0330889B2 (ru)
JPS62198213A (ja) パルス制御回路
JPS597973B2 (ja) デ−タ処理装置
JPS59123911A (ja) 位相調整方式
JPS5815237U (ja) 同期装置