JPS6239450B2 - - Google Patents

Info

Publication number
JPS6239450B2
JPS6239450B2 JP55005564A JP556480A JPS6239450B2 JP S6239450 B2 JPS6239450 B2 JP S6239450B2 JP 55005564 A JP55005564 A JP 55005564A JP 556480 A JP556480 A JP 556480A JP S6239450 B2 JPS6239450 B2 JP S6239450B2
Authority
JP
Japan
Prior art keywords
level
stack
gate
program
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55005564A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56103746A (en
Inventor
Kazuhide Kawada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP556480A priority Critical patent/JPS56103746A/ja
Publication of JPS56103746A publication Critical patent/JPS56103746A/ja
Publication of JPS6239450B2 publication Critical patent/JPS6239450B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
JP556480A 1980-01-21 1980-01-21 Information processor Granted JPS56103746A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP556480A JPS56103746A (en) 1980-01-21 1980-01-21 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP556480A JPS56103746A (en) 1980-01-21 1980-01-21 Information processor

Publications (2)

Publication Number Publication Date
JPS56103746A JPS56103746A (en) 1981-08-19
JPS6239450B2 true JPS6239450B2 (enrdf_load_stackoverflow) 1987-08-24

Family

ID=11614695

Family Applications (1)

Application Number Title Priority Date Filing Date
JP556480A Granted JPS56103746A (en) 1980-01-21 1980-01-21 Information processor

Country Status (1)

Country Link
JP (1) JPS56103746A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62247275A (ja) * 1986-03-31 1987-10-28 Ando Electric Co Ltd インサ−キツトエミユレ−タのｃｐｕ識別回路
JPS63316134A (ja) * 1987-06-18 1988-12-23 Toshiba Corp 半導体集積回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50138749A (enrdf_load_stackoverflow) * 1974-04-23 1975-11-05

Also Published As

Publication number Publication date
JPS56103746A (en) 1981-08-19

Similar Documents

Publication Publication Date Title
US4450519A (en) Psuedo-microprogramming in microprocessor in single-chip microprocessor with alternate IR loading from internal or external program memories
US5566344A (en) In-system programming architecture for a multiple chip processor
US4434462A (en) Off-chip access for psuedo-microprogramming in microprocessor
JPS61241841A (ja) エミユレ−タ
US5175831A (en) System register initialization technique employing a non-volatile/read only memory
US5428770A (en) Single-chip microcontroller with efficient peripheral testability
KR0142033B1 (ko) 마이크로 컴퓨터
US5600807A (en) Programmable controller capable of updating a user program during operation by switching between user program memories
US4592010A (en) Memory-programmable controller
US5093909A (en) Single-chip microcomputer including an eprom capable of accommodating different memory capacities by address boundary discrimination
JPS6239450B2 (enrdf_load_stackoverflow)
US20030151970A1 (en) Synchronous flash memory command sequence
JPS6042966B2 (ja) デ−タ処理システム
US5564057A (en) Microprocessor architecture which facilitates input/output utilizing pairs of registers which the same address
US6240377B1 (en) Integrated circuit with embedded reprogrammable EEPROM and emulation method to facilitate debugging
EP0503498A2 (en) Single-chip microcomputer with program/data memory flag
US3781811A (en) Memory protective systems for computers
JPS6362778B2 (enrdf_load_stackoverflow)
US4404629A (en) Data processing system with latch for sharing instruction fields
JPS6330658B2 (enrdf_load_stackoverflow)
US20020004877A1 (en) Method and system for updating user memory in emulator systems
JP2643803B2 (ja) マイクロコンピュータ
JPS642177Y2 (enrdf_load_stackoverflow)
KR0184154B1 (ko) 원칩 마이크로 컴퓨터
JPS60120457A (ja) ダイレクトメモリアクセス制御装置