JPS6236553U - - Google Patents

Info

Publication number
JPS6236553U
JPS6236553U JP12740985U JP12740985U JPS6236553U JP S6236553 U JPS6236553 U JP S6236553U JP 12740985 U JP12740985 U JP 12740985U JP 12740985 U JP12740985 U JP 12740985U JP S6236553 U JPS6236553 U JP S6236553U
Authority
JP
Japan
Prior art keywords
board
circuit
flat package
terminals
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12740985U
Other languages
English (en)
Other versions
JPH0447969Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985127409U priority Critical patent/JPH0447969Y2/ja
Priority to US06/893,141 priority patent/US4722027A/en
Publication of JPS6236553U publication Critical patent/JPS6236553U/ja
Application granted granted Critical
Publication of JPH0447969Y2 publication Critical patent/JPH0447969Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Description

【図面の簡単な説明】
第１図は本考案の混成回路の実施例を示す組立
説明図、第２図は分解斜視図、第３図ａと第３図
ｂは外部端子とフラツトパツケージの端子の接続
部分を示す平面図、第４図はバツフアードデイレ
ーラインの回路図、第５図は従来の混成回路の説
明図である。 ３０：フラツトパツケージ、３１：基板、３２
，３４：孔、３３：溝、３５，３６：端子、３７
：外部端子、３８，３９：先端、４０：底面。

Claims (1)

    【実用新案登録請求の範囲】
  1. コイルを含む回路が構成されている基板と、該
    基板より平面積の狭い集積回路のフラツトパツケ
    ージを重ね合わせてあり、両方の回路の接続をフ
    ラツトパツケージの端子を介して行い、少くとも
    いずれかの回路に接続する外部端子を露呈させた
    状態で全体を樹脂封止してある混成回路であり、
    前記両方の回路の接続は、基板の側辺と、重なり
    合わない位置の基板面を貫通して設けてある孔と
    に嵌め込んである該フラツトパツケージの端子を
    介して行なわれていることを特徴とする混成回路
    。
JP1985127409U 1985-08-09 1985-08-21 Expired JPH0447969Y2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP1985127409U JPH0447969Y2 (ja) 1985-08-21 1985-08-21
US06/893,141 US4722027A (en) 1985-08-09 1986-08-05 Hybrid circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985127409U JPH0447969Y2 (ja) 1985-08-21 1985-08-21

Publications (2)

Publication Number Publication Date
JPS6236553U true JPS6236553U (ja) 1987-03-04
JPH0447969Y2 JPH0447969Y2 (ja) 1992-11-12

Family

ID=31022132

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985127409U Expired JPH0447969Y2 (ja) 1985-08-09 1985-08-21

Country Status (1)

Country Link
JP (1) JPH0447969Y2 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07273269A (ja) * 1994-03-28 1995-10-20 Nec Corp Ｓｏｊ型ｉｃパッケージ及びそのソケットリード

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5780836U (ja) * 1980-10-31 1982-05-19

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5780836U (ja) * 1980-10-31 1982-05-19

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07273269A (ja) * 1994-03-28 1995-10-20 Nec Corp Ｓｏｊ型ｉｃパッケージ及びそのソケットリード

Also Published As

Publication number Publication date
JPH0447969Y2 (ja) 1992-11-12

Similar Documents

Publication Publication Date Title
JPS6236553U (ja)
JPS6236554U (ja)
JPS6232553U (ja)
JPS6237940U (ja)
JPS6218928U (ja)
JPS61111160U (ja)
JPS6247144U (ja)
JPS6247171U (ja)
JPH0173768U (ja)
JPS6291452U (ja)
JPH0388318U (ja)
JPS61131872U (ja)
JPS61196541U (ja)
JPH0176061U (ja)
JPH0276844U (ja)
JPS6380769U (ja)
JPS6228444U (ja)
JPS6265869U (ja)
JPH022823U (ja)
JPS61151337U (ja)
JPH0254246U (ja)
JPH0158957U (ja)
JPH01170962U (ja)
JPS63115255U (ja)
JPS6159347U (ja)