JPS6235693B2 - - Google Patents
Info
- Publication number
- JPS6235693B2 JPS6235693B2 JP57032753A JP3275382A JPS6235693B2 JP S6235693 B2 JPS6235693 B2 JP S6235693B2 JP 57032753 A JP57032753 A JP 57032753A JP 3275382 A JP3275382 A JP 3275382A JP S6235693 B2 JPS6235693 B2 JP S6235693B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- microinstruction
- address
- read
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/264—Microinstruction selection based on results of processing
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3275382A JPS58149540A (ja) | 1982-03-02 | 1982-03-02 | 制御記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3275382A JPS58149540A (ja) | 1982-03-02 | 1982-03-02 | 制御記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58149540A JPS58149540A (ja) | 1983-09-05 |
JPS6235693B2 true JPS6235693B2 (enrdf_load_stackoverflow) | 1987-08-03 |
Family
ID=12367598
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3275382A Granted JPS58149540A (ja) | 1982-03-02 | 1982-03-02 | 制御記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58149540A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04110091A (ja) * | 1990-08-31 | 1992-04-10 | Japan Kemitsukusu:Kk | 磁気流体装置 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2616862B2 (ja) * | 1992-06-23 | 1997-06-04 | ジャパンライフ株式会社 | 連続型スペーサー及び連続型スペーサー用成形品の製法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5663651A (en) * | 1979-10-26 | 1981-05-30 | Nec Corp | Program control unit |
-
1982
- 1982-03-02 JP JP3275382A patent/JPS58149540A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04110091A (ja) * | 1990-08-31 | 1992-04-10 | Japan Kemitsukusu:Kk | 磁気流体装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS58149540A (ja) | 1983-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4450538A (en) | Address accessed memory device having parallel to serial conversion | |
US4095283A (en) | First in-first out memory array containing special bits for replacement addressing | |
US5165029A (en) | Cache memory with test function | |
JPH0346850B2 (enrdf_load_stackoverflow) | ||
JPH0480350B2 (enrdf_load_stackoverflow) | ||
US4016409A (en) | Longitudinal parity generator for use with a memory | |
JP3311305B2 (ja) | 同期式バースト不揮発性半導体記憶装置 | |
US5758192A (en) | FIFO memory system determining full empty using predetermined address segments and method for controlling same | |
US5416746A (en) | Memory circuit for alternately accessing data within a period of address data | |
JPH0383299A (ja) | 半導体記憶装置 | |
US20030167374A1 (en) | Double data rate synchronous sram with 100% bus utilization | |
US20040075591A1 (en) | Circuit and method for generating mode register set code | |
JPS6235693B2 (enrdf_load_stackoverflow) | ||
US5708842A (en) | Apparatus for changing coefficients utilized to perform a convolution operation having address generator which uses initial count number and up/down count inputs received from external | |
US5710904A (en) | Microprocessor having address pre-outputting function and data processor using the same | |
KR100211483B1 (ko) | 블록 기록 시스템을 이용하는 반도체 메모리 | |
JPH05189296A (ja) | 単一のビットメモリに対する同時書き込みアクセス装置 | |
JPH0310129B2 (enrdf_load_stackoverflow) | ||
JPH06124586A (ja) | 半導体記憶装置 | |
JP3107595B2 (ja) | メモリアクセス制御装置及びメモリアクセス制御方法 | |
JPS603715B2 (ja) | 可変長シフトレジスタ | |
JP4061841B2 (ja) | 半導体記憶装置 | |
JPH0467661B2 (enrdf_load_stackoverflow) | ||
JPH0619737B2 (ja) | メモリアクセス装置 | |
JPH02193394A (ja) | 半導体メモリ |