JPS623515B2 - - Google Patents
Info
- Publication number
- JPS623515B2 JPS623515B2 JP6577777A JP6577777A JPS623515B2 JP S623515 B2 JPS623515 B2 JP S623515B2 JP 6577777 A JP6577777 A JP 6577777A JP 6577777 A JP6577777 A JP 6577777A JP S623515 B2 JPS623515 B2 JP S623515B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- power supply
- fett
- precharge
- connection point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000003990 capacitor Substances 0.000 claims description 8
- QCWQUWUCARNNRI-UHFFFAOYSA-N 3-ethyl-5,5,8,8-tetramethyl-6,7-dihydronaphthalene-2-carbaldehyde Chemical compound CC1(C)CCC(C)(C)C2=C1C=C(C=O)C(CC)=C2 QCWQUWUCARNNRI-UHFFFAOYSA-N 0.000 description 24
- 238000010586 diagram Methods 0.000 description 10
- 239000011159 matrix material Substances 0.000 description 8
- 238000013500 data storage Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6577777A JPS54965A (en) | 1977-06-06 | 1977-06-06 | Voltage clamp circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6577777A JPS54965A (en) | 1977-06-06 | 1977-06-06 | Voltage clamp circuit |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60084490A Division JPS6150291A (ja) | 1985-04-22 | 1985-04-22 | プリチヤ−ジ電圧制限回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54965A JPS54965A (en) | 1979-01-06 |
JPS623515B2 true JPS623515B2 (ko) | 1987-01-26 |
Family
ID=13296794
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6577777A Granted JPS54965A (en) | 1977-06-06 | 1977-06-06 | Voltage clamp circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54965A (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0282714U (ko) * | 1988-12-16 | 1990-06-26 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57106228A (en) * | 1980-12-24 | 1982-07-02 | Fujitsu Ltd | Semiconductor circuit |
JPS59110095A (ja) * | 1982-12-14 | 1984-06-25 | Sanyo Electric Co Ltd | 読出し専用メモリ |
DE3317418A1 (de) * | 1983-05-13 | 1984-11-15 | Hoechst Ag, 6230 Frankfurt | Fixiervorrichtung |
JPS60229422A (ja) * | 1984-04-26 | 1985-11-14 | Nec Corp | 半導体スイツチング回路 |
US5329174A (en) * | 1992-10-23 | 1994-07-12 | Xilinx, Inc. | Circuit for forcing known voltage on unconnected pads of an integrated circuit |
-
1977
- 1977-06-06 JP JP6577777A patent/JPS54965A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0282714U (ko) * | 1988-12-16 | 1990-06-26 |
Also Published As
Publication number | Publication date |
---|---|
JPS54965A (en) | 1979-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3902082A (en) | Dynamic data input latch and decoder | |
US4654831A (en) | High speed CMOS current sense amplifier | |
JPS59178685A (ja) | 半導体記憶回路 | |
JP2923114B2 (ja) | 冗長デコーダ回路 | |
KR100190839B1 (ko) | 반도체메모리장치 | |
US3942160A (en) | Bit sense line speed-up circuit for MOS RAM | |
US4893033A (en) | Programmable logic array having input transition detection for generating precharge | |
US4381460A (en) | Bootstrap driver circuit | |
US5420823A (en) | Semiconductor memory with improved power supply control circuit | |
US4431927A (en) | MOS Capacitive bootstrapping trigger circuit for a clock generator | |
US4622479A (en) | Bootstrapped driver circuit for high speed applications | |
JPS6120078B2 (ko) | ||
JPS623515B2 (ko) | ||
EP0368328B1 (en) | Address transition detector circuit | |
EP0063357A2 (en) | Drive circuit | |
US4091360A (en) | Dynamic precharge circuitry | |
US4001601A (en) | Two bit partitioning circuit for a dynamic, programmed logic array | |
JP3672633B2 (ja) | 半導体メモリ装置 | |
US3922647A (en) | External exclusive OR type circuit for inverting cell MOS RAM | |
US5418748A (en) | Bit line load circuit for semiconductor static RAM | |
US4446386A (en) | MOS Decoder circuit using phase clocking for reducing the power consumption | |
JP2000182380A (ja) | 半導体記憶装置 | |
US6430093B1 (en) | CMOS boosting circuit utilizing ferroelectric capacitors | |
JP3313383B2 (ja) | 読み出し専用記憶装置 | |
JPH02285593A (ja) | 不揮発性半導体記憶装置 |