JPS6235145B2 - - Google Patents

Info

Publication number
JPS6235145B2
JPS6235145B2 JP17960182A JP17960182A JPS6235145B2 JP S6235145 B2 JPS6235145 B2 JP S6235145B2 JP 17960182 A JP17960182 A JP 17960182A JP 17960182 A JP17960182 A JP 17960182A JP S6235145 B2 JPS6235145 B2 JP S6235145B2
Authority
JP
Japan
Prior art keywords
data
input
circuit
output
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP17960182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5969850A (ja
Inventor
Hironori Terada
Katsuhiko Asada
Hiroaki Nishikawa
Tosha Okamoto
Takeshi Tokura
Masahisa Shimizu
Kazuo Kamimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Panasonic Holdings Corp
Original Assignee
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Consejo Superior de Investigaciones Cientificas CSIC, Mitsubishi Electric Corp, Sanyo Denki Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Consejo Superior de Investigaciones Cientificas CSIC
Priority to JP57179601A priority Critical patent/JPS5969850A/ja
Publication of JPS5969850A publication Critical patent/JPS5969850A/ja
Publication of JPS6235145B2 publication Critical patent/JPS6235145B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
JP57179601A 1982-10-13 1982-10-13 図的言語を用いた回路シミユレ−シヨン方法 Granted JPS5969850A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57179601A JPS5969850A (ja) 1982-10-13 1982-10-13 図的言語を用いた回路シミユレ−シヨン方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57179601A JPS5969850A (ja) 1982-10-13 1982-10-13 図的言語を用いた回路シミユレ−シヨン方法

Publications (2)

Publication Number Publication Date
JPS5969850A JPS5969850A (ja) 1984-04-20
JPS6235145B2 true JPS6235145B2 (oth) 1987-07-30

Family

ID=16068590

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57179601A Granted JPS5969850A (ja) 1982-10-13 1982-10-13 図的言語を用いた回路シミユレ−シヨン方法

Country Status (1)

Country Link
JP (1) JPS5969850A (oth)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6267667A (ja) * 1985-09-20 1987-03-27 Toshiba Corp 管網図デ−タ入力装置
JP5300086B2 (ja) * 2010-03-31 2013-09-25 東芝ソリューション株式会社 開発支援プログラム、開発支援装置およびシステム開発方法

Also Published As

Publication number Publication date
JPS5969850A (ja) 1984-04-20

Similar Documents

Publication Publication Date Title
JP2862886B2 (ja) Ａｓｉｃ用計算機支援設計システム
US5956257A (en) Automated optimization of hierarchical netlists
EP0433066A2 (en) Common symbol library architecture
US20160299998A1 (en) Logic circuit generation device and method
EP0021404A1 (en) Computing system for the simulation of logic operations
US20040002845A1 (en) Hardware-operation description conversion method and program therefor
CN112613259B (zh) 片上系统后仿真方法、装置及电子设备
JP2001060219A (ja) エミュレーションとシミュレーションを用いた設計検証のための方法および装置
JPH05205005A (ja) ロジック・シミュレーション・マシン用ホスト・インタフェース
EP0847022A2 (en) Method for designing an architectural system
WO1999009497A1 (fr) Procede d'extraction de caracteristiques de synchronisation de circuits a transistors, support de stockage stockant une bibliotheque de caracteristiques de synchronisation, procede de conception de lsi et procede d'extraction par grille
JPWO1999009497A1 (ja) トランジスタ回路のタイミング特性抽出方法、タイミング特性ライブラリを記憶した記憶媒体、ｌｓｉの設計方法、及びゲート抽出方法
JP2001249824A (ja) 論理エミュレーションプロセッサおよびそのモジュールユニット
US10310823B2 (en) Program development support system and program development support software
Lis et al. VHDL synthesis using structured modeling
JPS6235145B2 (oth)
Shang et al. Asynchronous system synthesis based on direct mapping using VHDL and Petri nets
JPS6311715B2 (oth)
CN103136032A (zh) 一种多核体系并行仿真系统
JP3212709B2 (ja) ロジックシミュレーション装置
JP2508620B2 (ja) 論理回路シミュレ―ション装置
JPH1091677A (ja) シミュレーション／エミュレーションの効率を増すための論理変換方法
JPH05250437A (ja) 論理回路自動生成装置
Jerraya et al. SYCO—a silicon compiler for VLSI ASICs specified by algorithms
JPS6235699B2 (oth)