JPS6232513B2 - - Google Patents

Info

Publication number
JPS6232513B2
JPS6232513B2 JP56124310A JP12431081A JPS6232513B2 JP S6232513 B2 JPS6232513 B2 JP S6232513B2 JP 56124310 A JP56124310 A JP 56124310A JP 12431081 A JP12431081 A JP 12431081A JP S6232513 B2 JPS6232513 B2 JP S6232513B2
Authority
JP
Japan
Prior art keywords
signal line
memory element
gate
read data
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56124310A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5826391A (ja
Inventor
Akihisa Makita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56124310A priority Critical patent/JPS5826391A/ja
Publication of JPS5826391A publication Critical patent/JPS5826391A/ja
Publication of JPS6232513B2 publication Critical patent/JPS6232513B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0727Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a storage system, e.g. in a DASD or network based storage system
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP56124310A 1981-08-07 1981-08-07 出力レジスタ付き記憶素子 Granted JPS5826391A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56124310A JPS5826391A (ja) 1981-08-07 1981-08-07 出力レジスタ付き記憶素子

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56124310A JPS5826391A (ja) 1981-08-07 1981-08-07 出力レジスタ付き記憶素子

Publications (2)

Publication Number Publication Date
JPS5826391A JPS5826391A (ja) 1983-02-16
JPS6232513B2 true JPS6232513B2 (enrdf_load_stackoverflow) 1987-07-15

Family

ID=14882160

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56124310A Granted JPS5826391A (ja) 1981-08-07 1981-08-07 出力レジスタ付き記憶素子

Country Status (1)

Country Link
JP (1) JPS5826391A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5939052B2 (ja) * 1977-03-15 1984-09-20 株式会社東芝 情報処理装置及び方法

Also Published As

Publication number Publication date
JPS5826391A (ja) 1983-02-16

Similar Documents

Publication Publication Date Title
US4748594A (en) Integrated circuit device having a memory and majority logic
EP0198673B1 (en) Image memory
US5657269A (en) Semiconductor storage device having address-transition detecting circuit and sense-determination detecting circuit
JPS5951073B2 (ja) 半導体記憶装置
JPH0642313B2 (ja) 半導体メモリ
US4922457A (en) Serial access memory system provided with improved cascade buffer circuit
US5077690A (en) Memory input data test arrangement
US4766593A (en) Monolithically integrated testable registers that cannot be directly addressed
JPS6232513B2 (enrdf_load_stackoverflow)
US6975559B2 (en) Device and method for reading non-volatile memories having at least one pseudo-parallel communication interface
JPS6232514B2 (enrdf_load_stackoverflow)
EP0087314B1 (en) Diagnostic system in a data processor
JPH027284A (ja) 集積回路
JPS6258025B2 (enrdf_load_stackoverflow)
JPS6167162A (ja) メモリチエツク回路
JPS5847798B2 (ja) 記憶装置
JPS5826400A (ja) ストアチエツク機能付き記憶素子
SU1376121A2 (ru) Устройство дл записи и контрол программируемой посто нной пам ти
SU803009A1 (ru) Запоминающее устройство с замещениемдЕфЕКТНыХ чЕЕК
KR920005294B1 (ko) 듀얼포트 메모리 소자의 칩인에이블신호 제어회로
JPS6349811B2 (enrdf_load_stackoverflow)
RU1805496C (ru) Запоминающее устройство
SU1656591A1 (ru) Оперативное запоминающее устройство
US6529425B2 (en) Write prohibiting control circuit for a semiconductor device
JP2870291B2 (ja) 半導体記憶回路