JPS6232506B2 - - Google Patents
Info
- Publication number
- JPS6232506B2 JPS6232506B2 JP541182A JP541182A JPS6232506B2 JP S6232506 B2 JPS6232506 B2 JP S6232506B2 JP 541182 A JP541182 A JP 541182A JP 541182 A JP541182 A JP 541182A JP S6232506 B2 JPS6232506 B2 JP S6232506B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- address
- branch
- counting
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP541182A JPS58123141A (ja) | 1982-01-19 | 1982-01-19 | 高速計数分岐実行方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP541182A JPS58123141A (ja) | 1982-01-19 | 1982-01-19 | 高速計数分岐実行方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58123141A JPS58123141A (ja) | 1983-07-22 |
| JPS6232506B2 true JPS6232506B2 (enExample) | 1987-07-15 |
Family
ID=11610399
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP541182A Granted JPS58123141A (ja) | 1982-01-19 | 1982-01-19 | 高速計数分岐実行方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58123141A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01256102A (ja) * | 1988-03-04 | 1989-10-12 | Preh Werke Gmbh & Co Kg | 回転ポテンシオメータ |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0685146B2 (ja) * | 1984-11-26 | 1994-10-26 | 株式会社日立製作所 | パイプライン制御プロセッサ |
| JPH0754460B2 (ja) * | 1986-01-07 | 1995-06-07 | 日本電気株式会社 | 命令先取り装置 |
| JPH0760385B2 (ja) * | 1987-06-30 | 1995-06-28 | 三菱電機株式会社 | 分岐予測機能を有するデ−タ処理装置 |
| JPH0769811B2 (ja) * | 1988-12-21 | 1995-07-31 | 松下電器産業株式会社 | データ処理装置 |
-
1982
- 1982-01-19 JP JP541182A patent/JPS58123141A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01256102A (ja) * | 1988-03-04 | 1989-10-12 | Preh Werke Gmbh & Co Kg | 回転ポテンシオメータ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58123141A (ja) | 1983-07-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6466988B1 (en) | Multiprocessor synchronization and coherency control system | |
| KR100248903B1 (ko) | 수퍼스칼라마이크로프로세서에서의 적재 및 저장연산처리방법 및 시스템 | |
| JP3020212B2 (ja) | ディジタル・データ処理システム及び命令シーケンス処理方法 | |
| EP0155211A2 (en) | System for by-pass control in pipeline operation of computer | |
| US6959365B2 (en) | Microcomputer including a flash memory and a flash memory rewrite program stored therein | |
| JP3184552B2 (ja) | 並列処理システムにおけるプロセッサのデータキャッシュ同期方法、及び、この方法を実現する並列処理システム | |
| JP7007371B2 (ja) | ベクトル命令のための要素間アドレス・ハザードの取扱い | |
| US8171266B2 (en) | Look-ahead load pre-fetch in a processor | |
| US6959379B1 (en) | Multiple execution of instruction loops within a processor without accessing program memory | |
| JPH0689174A (ja) | コンピュータメモリシステム | |
| US5440717A (en) | Computer pipeline including dual-ported, content-addressable writebuffer | |
| EP0655679B1 (en) | Method and apparatus for controlling instruction in pipeline processor | |
| US6301654B1 (en) | System and method for permitting out-of-order execution of load and store instructions | |
| US7418575B2 (en) | Long instruction word processing with instruction extensions | |
| US20050102659A1 (en) | Methods and apparatus for setting up hardware loops in a deeply pipelined processor | |
| JPS6232506B2 (enExample) | ||
| US5634136A (en) | Data processor and method of controlling the same | |
| EP0240606A2 (en) | Pipe-line processing system and microprocessor using the system | |
| JPH02159624A (ja) | 先入れ先出しレジスタ装置 | |
| JP3481425B2 (ja) | キャッシュ装置 | |
| US5673409A (en) | Self-defining instruction size | |
| JP2783285B2 (ja) | 情報処理装置 | |
| JPH0773034A (ja) | 情報処理装置 | |
| JP2853460B2 (ja) | データロード方法及びそれを用いた演算プロセッサ | |
| JPH05257807A (ja) | キャッシュメモリ制御装置 |