JPS58123141A - 高速計数分岐実行方式 - Google Patents

高速計数分岐実行方式

Info

Publication number
JPS58123141A
JPS58123141A JP541182A JP541182A JPS58123141A JP S58123141 A JPS58123141 A JP S58123141A JP 541182 A JP541182 A JP 541182A JP 541182 A JP541182 A JP 541182A JP S58123141 A JPS58123141 A JP S58123141A
Authority
JP
Japan
Prior art keywords
instruction
branch
address
counting
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP541182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6232506B2 (enExample
Inventor
Masanobu Akagi
赤木　正信
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP541182A priority Critical patent/JPS58123141A/ja
Publication of JPS58123141A publication Critical patent/JPS58123141A/ja
Publication of JPS6232506B2 publication Critical patent/JPS6232506B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
JP541182A 1982-01-19 1982-01-19 高速計数分岐実行方式 Granted JPS58123141A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP541182A JPS58123141A (ja) 1982-01-19 1982-01-19 高速計数分岐実行方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP541182A JPS58123141A (ja) 1982-01-19 1982-01-19 高速計数分岐実行方式

Publications (2)

Publication Number Publication Date
JPS58123141A true JPS58123141A (ja) 1983-07-22
JPS6232506B2 JPS6232506B2 (enExample) 1987-07-15

Family

ID=11610399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP541182A Granted JPS58123141A (ja) 1982-01-19 1982-01-19 高速計数分岐実行方式

Country Status (1)

Country Link
JP (1) JPS58123141A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61127035A (ja) * 1984-11-26 1986-06-14 Hitachi Ltd パイプライン制御プロセッサ
JPS62159228A (ja) * 1986-01-07 1987-07-15 Nec Corp 命令先取り装置
JPS648445A (en) * 1987-06-30 1989-01-12 Mitsubishi Electric Corp Data processor equipped with branching predictive function
JPH02166520A (ja) * 1988-12-21 1990-06-27 Matsushita Electric Ind Co Ltd データ処理装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3807005C1 (enExample) * 1988-03-04 1989-02-23 Preh, Elektrofeinmechanische Werke Jakob Preh Nachf. Gmbh & Co, 8740 Bad Neustadt, De

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61127035A (ja) * 1984-11-26 1986-06-14 Hitachi Ltd パイプライン制御プロセッサ
JPS62159228A (ja) * 1986-01-07 1987-07-15 Nec Corp 命令先取り装置
JPS648445A (en) * 1987-06-30 1989-01-12 Mitsubishi Electric Corp Data processor equipped with branching predictive function
JPH02166520A (ja) * 1988-12-21 1990-06-27 Matsushita Electric Ind Co Ltd データ処理装置

Also Published As

Publication number Publication date
JPS6232506B2 (enExample) 1987-07-15

Similar Documents

Publication Publication Date Title
US11204770B2 (en) Microprocessor having self-resetting register scoreboard
EP1214661B1 (en) Sdram controller for parallel processor architecture
EP1236094B1 (en) Branch instruction for multithreaded processor
US6675235B1 (en) Method for an execution unit interface protocol and apparatus therefor
CA2391792C (en) Sram controller for parallel processor architecture
US4541046A (en) Data processing system including scalar data processor and vector data processor
KR100956970B1 (ko) 프로세서에서의 마스킹된 저장 동작들을 위한 시스템 및방법
US5499349A (en) Pipelined processor with fork, join, and start instructions using tokens to indicate the next instruction for each of multiple threads of execution
JP2503164B2 (ja) デ―タ処理システム
JPH0463430B2 (enExample)
JPH02140831A (ja) データ処理装置
CN116880903A (zh) 具有提取提前滞后的流引擎
US4287561A (en) Address formulation interlock mechanism
US5504925A (en) Apparatus and method for implementing interrupts in pipelined processors
US7418575B2 (en) Long instruction word processing with instruction extensions
US20090177868A1 (en) Apparatus, system, and method for discontiguous multiple issue of instructions
WO2001016703A1 (en) Instruction for multithreaded parallel processor
JPH08221272A (ja) 命令キャッシュに命令をロードする方法
US6842812B1 (en) Event handling
JPS58123141A (ja) 高速計数分岐実行方式
US6581086B1 (en) Multiply and accumulate unit (MAC) and method therefor
US5623685A (en) Vector register validity indication to handle out-of-order element arrival for a vector computer with variable memory latency
US5208915A (en) Apparatus for the microprogram control of information transfer and a method for operating the same
JPH02159624A (ja) 先入れ先出しレジスタ装置
US7093254B2 (en) Scheduling tasks quickly in a sequential order