JPS62279637A - Plasma etching apparatus - Google Patents
Plasma etching apparatusInfo
- Publication number
- JPS62279637A JPS62279637A JP12132086A JP12132086A JPS62279637A JP S62279637 A JPS62279637 A JP S62279637A JP 12132086 A JP12132086 A JP 12132086A JP 12132086 A JP12132086 A JP 12132086A JP S62279637 A JPS62279637 A JP S62279637A
- Authority
- JP
- Japan
- Prior art keywords
- etching
- electrodes
- electrode
- etched
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001020 plasma etching Methods 0.000 title claims description 13
- 238000005530 etching Methods 0.000 abstract description 40
- 239000000758 substrate Substances 0.000 abstract description 14
- 238000000034 method Methods 0.000 abstract description 8
- 230000005684 electric field Effects 0.000 abstract description 5
- 239000004065 semiconductor Substances 0.000 description 2
- 241000218691 Cupressaceae Species 0.000 description 1
- 208000001490 Dengue Diseases 0.000 description 1
- 206010012310 Dengue fever Diseases 0.000 description 1
- 241000264060 Lethrinus Species 0.000 description 1
- 241001441723 Takifugu Species 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 208000025729 dengue disease Diseases 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 210000003734 kidney Anatomy 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Landscapes
- Drying Of Semiconductors (AREA)
Abstract
Description
【発明の詳細な説明】
3、発明の詳細な説明
(産業上の利用分野)
本発明はプラズマを用いて、半導体基板または半導体基
板上に形成された膜にエツチングを行うプラズマエツチ
ング装置に関するものである。[Detailed Description of the Invention] 3. Detailed Description of the Invention (Field of Industrial Application) The present invention relates to a plasma etching apparatus that etches a semiconductor substrate or a film formed on a semiconductor substrate using plasma. be.
(従来の技術)
従来のプラズマエツチング装置を第2図により説明する
。第2図は従来のプラズマエツチング装置のエツチング
室の断面図で、同図において、21は上部電極、22は
上部電極支持台兼端子、23はエツチングガス導入路、
24は真空排気路、25はエツチング室外壁、26は下
部電極、27は絶縁用ブッシング、28は被エツチング
基板である。(Prior Art) A conventional plasma etching apparatus will be explained with reference to FIG. FIG. 2 is a sectional view of an etching chamber of a conventional plasma etching apparatus. In the figure, 21 is an upper electrode, 22 is an upper electrode support and terminal, 23 is an etching gas introduction path,
24 is a vacuum exhaust path, 25 is an etching chamber outer wall, 26 is a lower electrode, 27 is an insulating bushing, and 28 is a substrate to be etched.
第2図に示すような、2つの上下板状電極21゜26が
対向する従来の平行平板型のプラズマエツチング装置で
は、下部電極26上に被エツチング基板28を設置し、
真空排気路24より排気してエツチング室内を真空にし
つつエツチングガス導入路23より所望のエツチングガ
スを導入し、両電極21と26との間に高周波電圧を印
加してガスをプラズマ状態とし、このプラズマ放電によ
りエツチングを行っている。In a conventional parallel plate type plasma etching apparatus in which two upper and lower plate electrodes 21 and 26 face each other as shown in FIG. 2, a substrate to be etched 28 is placed on a lower electrode 26,
While evacuating the etching chamber through the vacuum exhaust path 24, a desired etching gas is introduced through the etching gas introduction path 23, and a high frequency voltage is applied between the electrodes 21 and 26 to turn the gas into a plasma state. Etching is performed using plasma discharge.
(発明が解決しようとする問題点)
しかし、上記のプラズマエツチング装置の構成では、所
望のエツチング特性、特に被エノチング基板に対する所
望の断面形状または所望のエツチング速度等を得ようと
すると、エツチングの均一性が必ずしも良好でない場合
がある。このような場合電極の間隔、またはガスの導入
方法などを調整し、エツチング速度の均一性の向上を図
ったり、所望の特性を若干変更するなどしている。しか
し、この方法でエツチング条件を決定しようとすると、
調整に長時間を要するうえに一台の装置を多種類のエツ
チング条件で使用することができない。(Problems to be Solved by the Invention) However, with the configuration of the plasma etching apparatus described above, when trying to obtain desired etching characteristics, particularly a desired cross-sectional shape or a desired etching rate for the substrate to be etched, it is difficult to achieve uniform etching. The properties may not always be good. In such cases, the spacing between the electrodes or the method of introducing gas is adjusted to improve the uniformity of the etching rate or to slightly change the desired characteristics. However, when trying to determine etching conditions using this method,
Adjustment takes a long time, and one device cannot be used under many different etching conditions.
本発明は多種類のエツチング条件のもとでも常に均一な
エツチングが可能なプラズマエツチング装置を提供する
ものである。The present invention provides a plasma etching apparatus that can always perform uniform etching even under a wide variety of etching conditions.
(問題点を解決するための手段)
本発明は、上記問題点を解決するために、高周波電圧を
印加する平行平板型の第1の電極と第2の電極のどちら
か一方を分割電極の集合体にした構造を持ち、それぞれ
の分割電極に供給する高周波電圧を変化させ、エツチン
グ速度を均一にする構成を備えるものである。(Means for Solving the Problems) In order to solve the above problems, the present invention provides a set of divided electrodes in which one of the parallel plate type first electrode and the second electrode to which a high frequency voltage is applied is divided into two electrodes. It has a solid structure and is equipped with a configuration that changes the high frequency voltage supplied to each divided electrode to make the etching rate uniform.
(作 用)
エツチング速度の均一性は、プラズマ中のエツチングに
寄与する活性種密度の分布に左右される。(Function) The uniformity of the etching rate depends on the distribution of the density of active species that contribute to etching in the plasma.
プラズマ中の活性種密度は様々な原因により偏りを生じ
るが、その原因の一つに電界の偏りが挙げられる。The density of active species in plasma is biased due to various causes, and one of the causes is bias in the electric field.
本発明は、一方の電極を分割電極の集合体にし、それぞ
れの分割電極に印加する高周波電圧を調整して電界の偏
りを補正することにより、各種のエツチング条件のもと
て被エツチング基板に対し常に均一なエツチングが可能
となる。In the present invention, one electrode is an assembly of divided electrodes, and the high frequency voltage applied to each divided electrode is adjusted to correct the bias of the electric field. Uniform etching is always possible.
(実施例)
本発明のプラズマエツチング装置の一実施例を第1図に
より、説明する。第1図(a)は本発明の一実施例の電
極の平面図、第1図(b)は本発明の一実施例のエツチ
ング室の断面図である。第1図(a)及び第1図(b)
において、1,2.3は下部電極、4.5.6は上部電
極支持台兼端子、7はエツチングガス導入路、8は真空
排気路、9はエツチング室外壁、10は下部電極、11
は絶縁用ブッシング。(Embodiment) An embodiment of the plasma etching apparatus of the present invention will be described with reference to FIG. FIG. 1(a) is a plan view of an electrode according to an embodiment of the present invention, and FIG. 1(b) is a sectional view of an etching chamber according to an embodiment of the present invention. Figure 1(a) and Figure 1(b)
1, 2.3 are lower electrodes, 4.5.6 are upper electrode supports and terminals, 7 is an etching gas introduction path, 8 is a vacuum exhaust path, 9 is an outer wall of the etching chamber, 10 is a lower electrode, 11
is an insulating bushing.
12は被エツチング基板である。12 is a substrate to be etched.
上部電極1,2.3のそれぞれに独立した別々の高周波
電源を接続し、下部電極10との間に高周波電圧をそれ
ぞれ印加する。下部電極lo上に被エツチング基板12
を設置し、真空排気路8より排気してエツチング室内を
真空にしつつエツチングガス導入路7から所望のエツチ
ングガスを導入してガスをプラズマ状態にし、このプラ
ズマ放電によりエツチングを行う。Separate high-frequency power sources are connected to each of the upper electrodes 1, 2.3, and a high-frequency voltage is applied between them and the lower electrode 10, respectively. A substrate to be etched 12 is placed on the lower electrode lo.
is installed, and while the etching chamber is evacuated by evacuation from the vacuum exhaust path 8, a desired etching gas is introduced from the etching gas introduction path 7 to make the gas into a plasma state, and etching is performed by this plasma discharge.
この場合、同心円状に分割された上部電極1゜2及び3
のそれぞれに印加する高周波電圧を調整して電界の偏り
を補正することにより、被エツチング基板12に対し常
に均一なエツチングが可能となる。In this case, the upper electrodes 1°2 and 3 are divided concentrically.
By adjusting the high frequency voltage applied to each of the two to correct the bias of the electric field, it is possible to always uniformly ett the substrate 12 to be etched.
ここで上部電極1,2.3を必ずしも高周波電圧印加側
とする必要はなく、下部電極10に高周波電圧を印加し
、上部電極1,2.3をそれぞれ別の静電容量を介して
接地してもよい。また、上部電極1,2.3の構造と下
部電極10の構造を入れ換えて、分割電極上に被エツチ
ング基板12を設置してもよい。また、電極の分割の方
法、エツチングガスの導入方法、または真空排気の方法
も、本実施例のとおりでなくてもよい。Here, the upper electrodes 1 and 2.3 do not necessarily have to be on the high-frequency voltage application side; instead, the high-frequency voltage can be applied to the lower electrode 10, and the upper electrodes 1 and 2.3 can be grounded through separate capacitances. You can. Furthermore, the structure of the upper electrodes 1, 2.3 and the structure of the lower electrode 10 may be exchanged, and the substrate 12 to be etched may be placed on the divided electrode. Furthermore, the method of dividing the electrodes, the method of introducing etching gas, or the method of evacuation may not be the same as in this embodiment.
(発明の効果)
本発明によれば、多種類のエツチング条件のもとて常に
均一なエツチングができるため、多段階にわたってエツ
チング条件を変化させたり、多層膜の段階エツチングな
どが容易に行えるうえ、オーバーエツチングを非常に少
なく抑えることができるので、下地へのダメージも極め
て小さく、エツチング工程で発生する不良を極めて少な
くできる。また、均一性の問題がほぼ解決するため、工
程の自由度が上がり、精密加工が一層容易になる等著し
い効果がある。(Effects of the Invention) According to the present invention, uniform etching can always be performed under a wide variety of etching conditions, making it easy to change etching conditions in multiple stages and perform stepwise etching of multilayer films. Since over-etching can be suppressed to a very low level, damage to the underlying layer is also very small, and defects occurring in the etching process can be extremely reduced. Furthermore, since the problem of uniformity is almost solved, the degree of freedom in the process is increased, and precision machining becomes easier.
第1図は(a)は本発明の一実施例の電極の平面図、第
1図(b)は本発明の一実施例のプラズマエツチング室
の断面図、第2図は従来のプラズマエツチング室の断面
図である。
1.2.3 ・・・上部゛重陽、 4,5.6・・・上
部電極支持台兼端子、 7 ・・・エッチングガス導入
路、 8 ・・・真空排気路、9 ・・・エツチング室
外壁、1o・・・下部電極、11・・・絶縁用ブッシン
グ、12・・・被エツチング基板。
特許出願人 松下電子工業株式会社
第1図
1.2.3・・七印電腔
4.5.6・・′L訃竜檜交Jキロ撒塙と7・・・ 工
ッケング′カバ久導入発
第1図
(b)
8、AtJ41−1腎
9 ・・ 工11オング墾 クト壁
10・・・ 千 さヤ 1(ヤζ
11 ・・ 晩 ル 旧 )1.・/フグ12 ・
ネト1辷、 に、フリ′ソフ゛ lh>i第2図
21− h仲電権
22hiY?竜染支片6息嫡5
23 二、デング刀゛又lム4に
24九皇141人隆
25 ° ヱ・rンゲを外壁
26−千仲莞ぬ1(a) is a plan view of an electrode according to an embodiment of the present invention, FIG. 1(b) is a sectional view of a plasma etching chamber according to an embodiment of the present invention, and FIG. 2 is a conventional plasma etching chamber. FIG. 1.2.3...Upper double positive, 4,5.6...Upper electrode support and terminal, 7...Etching gas introduction path, 8...Vacuum exhaust path, 9...Etching chamber Outer wall, 1o...lower electrode, 11...insulating bushing, 12...substrate to be etched. Patent applicant: Matsushita Electronics Co., Ltd. Fig. 1 1.2.3...7-in electrical cavity 4.5.6...'L Wanryu cypress J kilometer wall and 7... Engineering' cover installation Figure 1 (b) 8, AtJ41-1 kidney 9... 11 walls 10... 1,000 saya 1 (Yζ 11... evening le old) 1.・/Fugu 12 ・
21-h Nakadenden 22hiY? Dragon-dyed branch 6 heirs 5 23 2. Dengue sword, 141 people, 24 nine emperors, 141 people, 25 degrees, outer wall 26-1000
Claims (2)
電極を有し、第2の電極が二つ以上に分割され互いに独
立した分割電極群であり、各々の前記分割電極と第1の
電極間にそれぞれ独立した高周波電圧を印加することを
特徴とするプラズマエッチング装置。(1) A divided electrode group having first and second electrodes facing each other in a plasma etching chamber, in which the second electrode is divided into two or more parts and are mutually independent, and each of the divided electrodes and the first electrode A plasma etching apparatus characterized by applying independent high frequency voltages between the two.
量を経由して接地され、第1の電極と接地間に一定の高
周波電圧を印加することを特徴とする特許請求の範囲第
(1)項記載のプラズマエッチング装置。(2) Each of the divided electrodes of the second electrode is grounded via an independent capacitance, and a constant high-frequency voltage is applied between the first electrode and the ground. 1) The plasma etching apparatus described in item 1).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12132086A JPS62279637A (en) | 1986-05-28 | 1986-05-28 | Plasma etching apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12132086A JPS62279637A (en) | 1986-05-28 | 1986-05-28 | Plasma etching apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62279637A true JPS62279637A (en) | 1987-12-04 |
Family
ID=14808327
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12132086A Pending JPS62279637A (en) | 1986-05-28 | 1986-05-28 | Plasma etching apparatus |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62279637A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01238120A (en) * | 1988-03-18 | 1989-09-22 | Fujitsu Ltd | Etching device |
-
1986
- 1986-05-28 JP JP12132086A patent/JPS62279637A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01238120A (en) * | 1988-03-18 | 1989-09-22 | Fujitsu Ltd | Etching device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4833469B2 (en) | Plasma reactor for processing large area substrates | |
JP4831853B2 (en) | Capacitively coupled parallel plate plasma etching apparatus and plasma etching method using the same | |
US20050115677A1 (en) | Plasma etching apparatus | |
KR20050014715A (en) | Plasma process apparatus and method for cleaning the same | |
JPS61136229A (en) | Dry etching device | |
JPH0864540A (en) | Thin film forming method and device | |
JP2002009043A (en) | Etching device and manufacturing method of semiconductor device using it | |
JPS5841658B2 (en) | dry etching equipment | |
JPH0570957A (en) | Plasma vapor phase growth device | |
JPS62279637A (en) | Plasma etching apparatus | |
JPH04157164A (en) | Plasma treating device | |
JPH0649936B2 (en) | Bias spattering device | |
JPH07201822A (en) | Dry etching device | |
KR100733241B1 (en) | Plasma etching apparatus | |
JP4576011B2 (en) | Plasma processing equipment | |
JPH0425017A (en) | Vacuum film formation equipment | |
JPH0758083A (en) | Semiconductor manufacturing apparatus | |
JPH0714769A (en) | Semiconductor production device | |
JPH0457091B2 (en) | ||
JPS62277730A (en) | Production unit for semiconductor | |
JPS62274725A (en) | Etching system | |
JPH10242116A (en) | Parallel flat plate type rie apparatus | |
JPH0964017A (en) | Semiconductor manufacturing device and manufacturing method for semiconductor device | |
JPH04330723A (en) | Semiconductor manufacturing apparatus and manufacture of semiconductor device | |
JPS634066A (en) | Bias sputtering device |