JPS62274455A - マルチプロセツサシステム - Google Patents

マルチプロセツサシステム

Info

Publication number
JPS62274455A
JPS62274455A JP61119452A JP11945286A JPS62274455A JP S62274455 A JPS62274455 A JP S62274455A JP 61119452 A JP61119452 A JP 61119452A JP 11945286 A JP11945286 A JP 11945286A JP S62274455 A JPS62274455 A JP S62274455A
Authority
JP
Japan
Prior art keywords
mpu
instruction
address
processing
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61119452A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0566627B2 (cg-RX-API-DMAC7.html
Inventor
Hosaku Nakamura
中村　法作
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61119452A priority Critical patent/JPS62274455A/ja
Publication of JPS62274455A publication Critical patent/JPS62274455A/ja
Publication of JPH0566627B2 publication Critical patent/JPH0566627B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
JP61119452A 1986-05-23 1986-05-23 マルチプロセツサシステム Granted JPS62274455A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61119452A JPS62274455A (ja) 1986-05-23 1986-05-23 マルチプロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61119452A JPS62274455A (ja) 1986-05-23 1986-05-23 マルチプロセツサシステム

Publications (2)

Publication Number Publication Date
JPS62274455A true JPS62274455A (ja) 1987-11-28
JPH0566627B2 JPH0566627B2 (cg-RX-API-DMAC7.html) 1993-09-22

Family

ID=14761732

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61119452A Granted JPS62274455A (ja) 1986-05-23 1986-05-23 マルチプロセツサシステム

Country Status (1)

Country Link
JP (1) JPS62274455A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008152790A1 (ja) * 2007-06-12 2008-12-18 Panasonic Corporation マルチプロセッサ制御装置、マルチプロセッサ制御方法及びマルチプロセッサ制御回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS537337A (en) * 1977-06-16 1978-01-23 Canon Inc Image exposing device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS537337A (en) * 1977-06-16 1978-01-23 Canon Inc Image exposing device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008152790A1 (ja) * 2007-06-12 2008-12-18 Panasonic Corporation マルチプロセッサ制御装置、マルチプロセッサ制御方法及びマルチプロセッサ制御回路
JPWO2008152790A1 (ja) * 2007-06-12 2010-08-26 パナソニック株式会社 マルチプロセッサ制御装置、マルチプロセッサ制御方法及びマルチプロセッサ制御回路
JP4938080B2 (ja) * 2007-06-12 2012-05-23 パナソニック株式会社 マルチプロセッサ制御装置、マルチプロセッサ制御方法及びマルチプロセッサ制御回路
US8489862B2 (en) 2007-06-12 2013-07-16 Panasonic Corporation Multiprocessor control apparatus for controlling a plurality of processors sharing a memory and an internal bus and multiprocessor control method and multiprocessor control circuit for performing the same

Also Published As

Publication number Publication date
JPH0566627B2 (cg-RX-API-DMAC7.html) 1993-09-22

Similar Documents

Publication Publication Date Title
US7085705B2 (en) System and method for the logical substitution of processor control in an emulated computing environment
US20080282060A1 (en) Active memory command engine and method
JPS6313223B2 (cg-RX-API-DMAC7.html)
JPS6218936B2 (cg-RX-API-DMAC7.html)
JPH0544054B2 (cg-RX-API-DMAC7.html)
JPH07120338B2 (ja) 共同プロセッサによる命令の実行をデータプロセッサが調整する方法および該データプロセッサ
JPS62274455A (ja) マルチプロセツサシステム
JPH0192843A (ja) データ処理装置
JPH04288625A (ja) マイクロコンピュータ
JPH0552535B2 (cg-RX-API-DMAC7.html)
JP2003196251A (ja) マルチｃｐｕシステム
JPH05165641A (ja) シングルチップマイクロコンピュータ
JPH01125633A (ja) マルチプロセッサシステムのデバッグ法
JPH05224999A (ja) 暴走処理装置
JPH03103924A (ja) データ処理装置
JPH0150936B2 (cg-RX-API-DMAC7.html)
JPH03225485A (ja) マイクロプロセッサ
JPS62192824A (ja) 処理装置アクセス方式
JPH01175052A (ja) マイクロアドレスレジスタ機構
JPH02159613A (ja) マイクロコンピュータ
JPS62269237A (ja) デ−タプロセツサ
JPH071500B2 (ja) シングルチップマイクロコンピュータ
JPH0279122A (ja) 浮動小数点演算機構
JPS6223894B2 (cg-RX-API-DMAC7.html)
JPH0346053A (ja) 複プロセッサ間制御方式