JPS62247611A - オフセツト補償演算増幅回路 - Google Patents
オフセツト補償演算増幅回路Info
- Publication number
- JPS62247611A JPS62247611A JP61090773A JP9077386A JPS62247611A JP S62247611 A JPS62247611 A JP S62247611A JP 61090773 A JP61090773 A JP 61090773A JP 9077386 A JP9077386 A JP 9077386A JP S62247611 A JPS62247611 A JP S62247611A
- Authority
- JP
- Japan
- Prior art keywords
- section
- potential
- state
- operational amplification
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003321 amplification Effects 0.000 claims description 71
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 71
- 238000001514 detection method Methods 0.000 claims description 23
- 230000007704 transition Effects 0.000 claims 1
- 241000282320 Panthera leo Species 0.000 abstract 1
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 6
- 238000013459 approach Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
Landscapes
- Amplifiers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61090773A JPS62247611A (ja) | 1986-04-20 | 1986-04-20 | オフセツト補償演算増幅回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61090773A JPS62247611A (ja) | 1986-04-20 | 1986-04-20 | オフセツト補償演算増幅回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62247611A true JPS62247611A (ja) | 1987-10-28 |
| JPH0577207B2 JPH0577207B2 (enExample) | 1993-10-26 |
Family
ID=14007921
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61090773A Granted JPS62247611A (ja) | 1986-04-20 | 1986-04-20 | オフセツト補償演算増幅回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62247611A (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008252807A (ja) * | 2007-03-30 | 2008-10-16 | Nec Corp | オフセットキャンセル回路、及びオフセットキャンセル方法 |
| US7459966B2 (en) | 2005-04-28 | 2008-12-02 | Sharp Kabushiki Kaisha | Offset adjusting circuit and operational amplifier circuit |
| US7554376B2 (en) | 2003-07-14 | 2009-06-30 | Yamaha Corporation | Offset correcting method, offset correcting circuit, and electronic volume |
| US7659777B2 (en) | 2006-08-04 | 2010-02-09 | Sharp Kabushiki Kaisha | Offset adjustment device, semiconductor device, display device, offset adjustment method, noise detection device, and noise detection method |
| JP2011205515A (ja) * | 2010-03-26 | 2011-10-13 | Oki Semiconductor Co Ltd | 電圧出力装置 |
-
1986
- 1986-04-20 JP JP61090773A patent/JPS62247611A/ja active Granted
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7554376B2 (en) | 2003-07-14 | 2009-06-30 | Yamaha Corporation | Offset correcting method, offset correcting circuit, and electronic volume |
| US7459966B2 (en) | 2005-04-28 | 2008-12-02 | Sharp Kabushiki Kaisha | Offset adjusting circuit and operational amplifier circuit |
| US7659777B2 (en) | 2006-08-04 | 2010-02-09 | Sharp Kabushiki Kaisha | Offset adjustment device, semiconductor device, display device, offset adjustment method, noise detection device, and noise detection method |
| JP2008252807A (ja) * | 2007-03-30 | 2008-10-16 | Nec Corp | オフセットキャンセル回路、及びオフセットキャンセル方法 |
| JP2011205515A (ja) * | 2010-03-26 | 2011-10-13 | Oki Semiconductor Co Ltd | 電圧出力装置 |
| US8729961B2 (en) | 2010-03-26 | 2014-05-20 | Lapis Semiconductor Co., Ltd. | Voltage output device having an operational amplifier |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0577207B2 (enExample) | 1993-10-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100616066B1 (ko) | 주파수 가변발진회로와, 그것을 이용한 위상동기회로 및 클럭동기회로 | |
| US5596302A (en) | Ring oscillator using even numbers of differential stages with current mirrors | |
| US8169234B1 (en) | No stress level shifter | |
| JP3512676B2 (ja) | 電圧制御発振器 | |
| US7126431B2 (en) | Differential delay cell having controllable amplitude output | |
| US4613772A (en) | Current compensation for logic gates | |
| US6870415B2 (en) | Delay generator with controlled delay circuit | |
| US6462590B2 (en) | High bandwidth clock buffer | |
| JPH05191241A (ja) | 半導体集積回路 | |
| JPH06104638A (ja) | 電流／電圧制御される高速オッシレータ回路 | |
| US6522711B2 (en) | Variable frequency divider circuit | |
| JPS62247611A (ja) | オフセツト補償演算増幅回路 | |
| KR19990044906A (ko) | 3치출력회로 | |
| Tajalli et al. | Improving power-delay performance of ultra-low-power subthreshold SCL circuits | |
| US20040263210A1 (en) | Pipelined low-voltage current-mode logic with a switching stack height of one | |
| US20240210472A1 (en) | Hold time improved low area flip-flop architecture | |
| US6507229B1 (en) | Voltage controlled delay circuit | |
| US7157946B2 (en) | Chopper comparator circuit | |
| US6181214B1 (en) | Voltage tolerant oscillator input cell | |
| JPH08181600A (ja) | レベルシフト回路 | |
| EP2156560B1 (en) | Charge pump cmos circuit | |
| JP3726677B2 (ja) | リングオシレータ | |
| US6654312B1 (en) | Method of forming a low voltage semiconductor storage device and structure therefor | |
| JPH1041790A (ja) | 電圧制御発振回路 | |
| JPH11177390A (ja) | リング発振回路及びｃｍｏｓ論理回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |