JPS62247443A - チヤネル制御方式 - Google Patents

チヤネル制御方式

Info

Publication number
JPS62247443A
JPS62247443A JP6366386A JP6366386A JPS62247443A JP S62247443 A JPS62247443 A JP S62247443A JP 6366386 A JP6366386 A JP 6366386A JP 6366386 A JP6366386 A JP 6366386A JP S62247443 A JPS62247443 A JP S62247443A
Authority
JP
Japan
Prior art keywords
channel
processing
microprocessor
control unit
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6366386A
Other languages
English (en)
Japanese (ja)
Other versions
JPH054703B2 (enrdf_load_stackoverflow
Inventor
Seiichi Shimizu
誠一 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP6366386A priority Critical patent/JPS62247443A/ja
Publication of JPS62247443A publication Critical patent/JPS62247443A/ja
Publication of JPH054703B2 publication Critical patent/JPH054703B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP6366386A 1986-03-20 1986-03-20 チヤネル制御方式 Granted JPS62247443A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6366386A JPS62247443A (ja) 1986-03-20 1986-03-20 チヤネル制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6366386A JPS62247443A (ja) 1986-03-20 1986-03-20 チヤネル制御方式

Publications (2)

Publication Number Publication Date
JPS62247443A true JPS62247443A (ja) 1987-10-28
JPH054703B2 JPH054703B2 (enrdf_load_stackoverflow) 1993-01-20

Family

ID=13235807

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6366386A Granted JPS62247443A (ja) 1986-03-20 1986-03-20 チヤネル制御方式

Country Status (1)

Country Link
JP (1) JPS62247443A (enrdf_load_stackoverflow)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5920031A (ja) * 1982-07-23 1984-02-01 Nec Corp デ−タ転送装置
JPS59172030A (ja) * 1983-03-22 1984-09-28 Fujitsu Ltd デ−タチヤネル制御方式
JPS59189430A (ja) * 1983-04-13 1984-10-27 Nec Corp 割込み制御方式

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5920031A (ja) * 1982-07-23 1984-02-01 Nec Corp デ−タ転送装置
JPS59172030A (ja) * 1983-03-22 1984-09-28 Fujitsu Ltd デ−タチヤネル制御方式
JPS59189430A (ja) * 1983-04-13 1984-10-27 Nec Corp 割込み制御方式

Also Published As

Publication number Publication date
JPH054703B2 (enrdf_load_stackoverflow) 1993-01-20

Similar Documents

Publication Publication Date Title
KR960006503B1 (ko) 다중-채널 직접메모리 억세스(dma)동작을 인터리브하기 위한 장치 및 그 방법
KR0142175B1 (ko) 다중 채널 디엠에이 동작을 지원하기 위한 회로 아키텍처
US6820187B2 (en) Multiprocessor system and control method thereof
US20060259662A1 (en) Data trnasfer apparatus, data transfer method, and program
KR100538727B1 (ko) 멀티 프로세서 시스템
US20070074214A1 (en) Event processing method in a computer system
JPH02230455A (ja) 外部記憶装置の割込み制御方式
JP2000293436A (ja) パイプラインメモリシステムにおける複数のターゲットへの複数の未解決要求のサポート
JPS62247443A (ja) チヤネル制御方式
EP1193607B1 (en) Apparatus and method for the exchange of signal groups between a plurality of components in a digital signal processor having a direct memory access controller
JP2009025896A (ja) データ処理装置及びデータ処理方法
JP4451010B2 (ja) プログラマブルコントローラ
JPH02252044A (ja) コプロセッサ及びデータ転送制御方式
EP1193606B1 (en) Apparatus and method for a host port interface unit in a digital signal processing unit
JPH05334233A (ja) データ転送装置
JPH0425581B2 (enrdf_load_stackoverflow)
JPH0236454A (ja) 主記憶制御装置間バス制御方式
JPH0944463A (ja) データ転送制御装置およびこれを用いたデータ転送方法
JPS622349B2 (enrdf_load_stackoverflow)
JPS6148747B2 (enrdf_load_stackoverflow)
JPH0424733B2 (enrdf_load_stackoverflow)
JPS6143369A (ja) マルチプロセツサシステム
JPH0619748B2 (ja) チヤネル制御方式
JPH0431419B2 (enrdf_load_stackoverflow)
JPH0492936A (ja) メモリアクセス制御装置