JPS6223398B2 - - Google Patents

Info

Publication number
JPS6223398B2
JPS6223398B2 JP56203266A JP20326681A JPS6223398B2 JP S6223398 B2 JPS6223398 B2 JP S6223398B2 JP 56203266 A JP56203266 A JP 56203266A JP 20326681 A JP20326681 A JP 20326681A JP S6223398 B2 JPS6223398 B2 JP S6223398B2
Authority
JP
Japan
Prior art keywords
data
memory
signal
register
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56203266A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58105487A (ja
Inventor
Etsuo Kusumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56203266A priority Critical patent/JPS58105487A/ja
Publication of JPS58105487A publication Critical patent/JPS58105487A/ja
Publication of JPS6223398B2 publication Critical patent/JPS6223398B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
JP56203266A 1981-12-15 1981-12-15 メモリ回路 Granted JPS58105487A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56203266A JPS58105487A (ja) 1981-12-15 1981-12-15 メモリ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56203266A JPS58105487A (ja) 1981-12-15 1981-12-15 メモリ回路

Publications (2)

Publication Number Publication Date
JPS58105487A JPS58105487A (ja) 1983-06-23
JPS6223398B2 true JPS6223398B2 (enrdf_load_html_response) 1987-05-22

Family

ID=16471185

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56203266A Granted JPS58105487A (ja) 1981-12-15 1981-12-15 メモリ回路

Country Status (1)

Country Link
JP (1) JPS58105487A (enrdf_load_html_response)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56130893A (en) * 1980-03-17 1981-10-14 Nippon Telegr & Teleph Corp <Ntt> Associative memory device

Also Published As

Publication number Publication date
JPS58105487A (ja) 1983-06-23

Similar Documents

Publication Publication Date Title
US4873666A (en) Message FIFO buffer controller
EP0374829B1 (en) Dual port memory unit
AU626051B2 (en) High performance memory system
US20020154548A1 (en) Fully synchronous pipelined RAM
US4873667A (en) FIFO buffer controller
JP2001526819A (ja) プログラム読出／データ書込を同時に行なう能力を有する、結合されたプログラムおよびデータ不揮発性メモリ
JPS5826055B2 (ja) 並列アクセス記憶装置
JPS6223398B2 (enrdf_load_html_response)
JPS6184753A (ja) バツフアメモリ
US6079623A (en) Apparatus for mapping memory PCMCIA cards into I/O window address space to select an internal register and perform read and write operations using an index mechanism
JPS6245636B2 (enrdf_load_html_response)
JPS6214919B2 (enrdf_load_html_response)
JPS6211426B2 (enrdf_load_html_response)
JP3222647B2 (ja) メモリバンク自動切替システム
JPH11102328A (ja) メモリ診断システム
JP2634609B2 (ja) データ転送装置
JPH0660544A (ja) データ書込制御回路及び磁気ディスク装置
JPS6327795B2 (enrdf_load_html_response)
JPH06150658A (ja) 半導体記憶装置
JPH0350300B2 (enrdf_load_html_response)
JPH06103162A (ja) Ｒａｍアドレス制御装置
JPS638553B2 (enrdf_load_html_response)
JPS60169954A (ja) メモリアクセス方式
JPH0243692A (ja) マイクロプロセッサ及びそのキャッシュメモリ
JPH0628204A (ja) レジスタ保護回路