JPS6223250A - パリテイ計数回路 - Google Patents
パリテイ計数回路Info
- Publication number
- JPS6223250A JPS6223250A JP16266485A JP16266485A JPS6223250A JP S6223250 A JPS6223250 A JP S6223250A JP 16266485 A JP16266485 A JP 16266485A JP 16266485 A JP16266485 A JP 16266485A JP S6223250 A JPS6223250 A JP S6223250A
- Authority
- JP
- Japan
- Prior art keywords
- frame
- counter
- data
- circuit
- count
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16266485A JPS6223250A (ja) | 1985-07-23 | 1985-07-23 | パリテイ計数回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16266485A JPS6223250A (ja) | 1985-07-23 | 1985-07-23 | パリテイ計数回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6223250A true JPS6223250A (ja) | 1987-01-31 |
| JPH0456500B2 JPH0456500B2 (https=) | 1992-09-08 |
Family
ID=15758930
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16266485A Granted JPS6223250A (ja) | 1985-07-23 | 1985-07-23 | パリテイ計数回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6223250A (https=) |
-
1985
- 1985-07-23 JP JP16266485A patent/JPS6223250A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0456500B2 (https=) | 1992-09-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4920535A (en) | Demultiplexer system | |
| US4748643A (en) | Start bit detecting circuit | |
| US4214124A (en) | Method and device for extracting a synchronizing signal from an incoming PCM signal | |
| JPS592416B2 (ja) | デイジタル相関受信機 | |
| GB1469465A (en) | Detection of errors in digital information transmission systems | |
| US3594502A (en) | A rapid frame synchronization system | |
| JPS6223250A (ja) | パリテイ計数回路 | |
| JPS6223231A (ja) | パリテイ計数回路 | |
| CA2052811C (en) | Framing bit sequence detection in digital data communication systems | |
| JPS6332303B2 (https=) | ||
| JPH0635733A (ja) | スタック検出方式 | |
| JPH04329721A (ja) | データ受信方法 | |
| JPS61148939A (ja) | フレ−ム同期方式 | |
| SU1040617A1 (ru) | Устройство дл измерени коэффициента ошибок в цифровых трактах передачи информации | |
| JPH036142A (ja) | フレーム同期方式 | |
| JP2693831B2 (ja) | 補助信号伝送方式 | |
| JPS6362428A (ja) | フレ−ム同期方式 | |
| KR0120533B1 (ko) | 멀티플랙스 아날로그 콤퍼넌트(mac) 방식의 라인 동기검출회로 | |
| JP2591850B2 (ja) | フレーム同期回路 | |
| JP2982348B2 (ja) | 同期信号抽出回路 | |
| JPH05260038A (ja) | ブロック同期選択制御回路 | |
| JPS6172435A (ja) | フレ−ム同期検出装置 | |
| JPS6254257B2 (https=) | ||
| JPS5942505B2 (ja) | デ−タ信号検出回路 | |
| JPH0279631A (ja) | フレーム同期回路 |