JPS6221130B2 - - Google Patents
Info
- Publication number
- JPS6221130B2 JPS6221130B2 JP54172323A JP17232379A JPS6221130B2 JP S6221130 B2 JPS6221130 B2 JP S6221130B2 JP 54172323 A JP54172323 A JP 54172323A JP 17232379 A JP17232379 A JP 17232379A JP S6221130 B2 JPS6221130 B2 JP S6221130B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- storage device
- buffer storage
- instruction
- operand
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 12
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 1
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
- Advance Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17232379A JPS5697146A (en) | 1979-12-29 | 1979-12-29 | Instruction fetch control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17232379A JPS5697146A (en) | 1979-12-29 | 1979-12-29 | Instruction fetch control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5697146A JPS5697146A (en) | 1981-08-05 |
JPS6221130B2 true JPS6221130B2 (ko) | 1987-05-11 |
Family
ID=15939773
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17232379A Granted JPS5697146A (en) | 1979-12-29 | 1979-12-29 | Instruction fetch control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5697146A (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6275844A (ja) * | 1985-09-30 | 1987-04-07 | Fujitsu Ltd | 命令プリフェッチ方法 |
JPS62102344A (ja) * | 1985-10-29 | 1987-05-12 | Fujitsu Ltd | バツフア・メモリ制御方式 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5024044A (ko) * | 1973-07-04 | 1975-03-14 |
-
1979
- 1979-12-29 JP JP17232379A patent/JPS5697146A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5024044A (ko) * | 1973-07-04 | 1975-03-14 |
Also Published As
Publication number | Publication date |
---|---|
JPS5697146A (en) | 1981-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1332248C (en) | Processor controlled interface with instruction streaming | |
KR100335785B1 (ko) | 데이타처리명령의실행 | |
JPS62245442A (ja) | 情報処理装置 | |
US5003458A (en) | Suspended instruction restart processing system based on a checkpoint microprogram address | |
JP3707581B2 (ja) | 自己整合スタック・ポインタを有するデータ処理システムおよびその方法 | |
US5659760A (en) | Microprocessor having interrupt vector generation unit and vector fetching command unit to initiate interrupt processing prior to returning interrupt acknowledge information | |
JP3304444B2 (ja) | ベクトル処理装置 | |
JPH0760388B2 (ja) | パイプライン制御回路 | |
US5287483A (en) | Prefetched operand storing system for an information processor | |
JPS6221130B2 (ko) | ||
EP0292188B1 (en) | Cache system | |
JP2798121B2 (ja) | データ処理装置 | |
JPH0512751B2 (ko) | ||
JPS601655B2 (ja) | デ−タプリフェツチ方式 | |
JP2901247B2 (ja) | 掃出し制御方式 | |
US5787276A (en) | Microprocessor including circuit for generating signal used for tracing executed instruction stream | |
JPH06324861A (ja) | Cpu制御システム及び制御方法 | |
JP2672532B2 (ja) | コプロセッサシステム | |
JP2762441B2 (ja) | コプロセッサ | |
JP2504263B2 (ja) | デ―タ処理装置 | |
JPS62245439A (ja) | シンボリツク処理システムおよび方法 | |
JPS6073736A (ja) | 情報処理装置 | |
JP2622026B2 (ja) | 中央処理装置におけるレジスタ書込制御方式 | |
JP3414579B2 (ja) | プログラマブルコントローラ | |
JP2572821B2 (ja) | 命令再実行による演算処理方式 |