JPS62199859U - - Google Patents
Info
- Publication number
- JPS62199859U JPS62199859U JP7562587U JP7562587U JPS62199859U JP S62199859 U JPS62199859 U JP S62199859U JP 7562587 U JP7562587 U JP 7562587U JP 7562587 U JP7562587 U JP 7562587U JP S62199859 U JPS62199859 U JP S62199859U
- Authority
- JP
- Japan
- Prior art keywords
- address
- relocated
- virtual memory
- partition
- data set
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005192 partition Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 1
Description
第１図は従来のプログラム実行方式を示すフロ
ーチヤート、第２図は本考案の基本思想を示す概
念図、第３図はその再配置動作を示すフローチヤ
ート、第４図はページフアイルのデータセツト化
を示す図、第５図〜第８図は他の実施例を示すブ
ロツク図である。
図において、１，１１，１２はフアイル、２は
仮想記憶アドレス空間、２１は仮想アドレス区画
、２２は固定端、Ａ〜Ｄはプログラムモジユール
、Ａｒ〜Ｄｒは再配置されたプログラムモジユー
ルである。
Fig. 1 is a flowchart showing the conventional program execution method, Fig. 2 is a conceptual diagram showing the basic idea of the present invention, Fig. 3 is a flowchart showing the relocation operation, and Fig. 4 is a page file data set. FIGS. 5 to 8 are block diagrams showing other embodiments. In the figure, 1, 11, and 12 are files, 2 is a virtual memory address space, 21 is a virtual address partition, 22 is a fixed end, A to D are program modules, and Ar to Dr are rearranged program modules. .
Claims (1)
て、 そのアドレス区画の一端のアドレスを特定化し
て再配置すべきアドレスを固定してなる領域と、 そのアドレス区画に対応する仮想記憶データセ
ツトを、前以つて再配置した状態でフアイル上に
作成して成る領域とを有し、 前記の特定化アドレス区画に対応する仮想記憶
データセツト中のプログラムについて再配置処理
をすることなく迅速に実行できるようにしたこと
を特徴とするデータ処理装置。[Claim for Utility Model Registration] In a system equipped with a virtual memory address space, an area in which an address at one end of the address partition is specified and an address to be relocated is fixed, and a virtual memory corresponding to the address partition. It has an area that is created on a file with the data set relocated in advance, and the program in the virtual memory data set corresponding to the specified address partition can be quickly relocated without having to perform relocation processing. 1. A data processing device characterized by being able to perform the following operations.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7562587U JPS62199859U (en) | 1987-05-20 | 1987-05-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7562587U JPS62199859U (en) | 1987-05-20 | 1987-05-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62199859U true JPS62199859U (en) | 1987-12-19 |
Family
ID=30921945
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7562587U Pending JPS62199859U (en) | 1987-05-20 | 1987-05-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62199859U (en) |
-
1987
- 1987-05-20 JP JP7562587U patent/JPS62199859U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6034648U (en) | Memory paging system in microcomputer | |
| JPS62199859U (en) | ||
| JPS57162165A (en) | Re-editing system for storage area | |
| JPS5911346U (en) | File destruction prevention device | |
| JPH0330103U (en) | ||
| JPS60148647U (en) | CPU switching device with file protection function | |
| JPS6130107U (en) | Flowchart programmable controller | |
| JPS58190750U (en) | Computer software error information storage device | |
| JPS6427749U (en) | ||
| JPS6029401B2 (en) | Data output method | |
| JPS6030008U (en) | Sequence control device | |
| JPS59100345U (en) | digital control device | |
| JPH03113440U (en) | ||
| JPS5973790U (en) | pattern output device | |
| JPS6065848U (en) | computer system | |
| JPH01120255U (en) | ||
| JPS6130108U (en) | Flowchart programmable controller | |
| JPH0223749U (en) | ||
| JPS61189350U (en) | ||
| JPS60116539U (en) | data processing system | |
| JPS61201155U (en) | ||
| JPS5974403U (en) | programming device | |
| JPS60116541U (en) | Image data processing device | |
| JPS6358540A (en) | Register/reference system for file buffer | |
| JPS59134838U (en) | memory access recording device |