JPS6030008U - Sequence control device - Google Patents
Sequence control deviceInfo
- Publication number
- JPS6030008U JPS6030008U JP11896383U JP11896383U JPS6030008U JP S6030008 U JPS6030008 U JP S6030008U JP 11896383 U JP11896383 U JP 11896383U JP 11896383 U JP11896383 U JP 11896383U JP S6030008 U JPS6030008 U JP S6030008U
- Authority
- JP
- Japan
- Prior art keywords
- program
- sequence control
- control device
- rewrite
- control unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来例のブロック回路図、第２図は本考案−実
施例のブロック回路図、第３図は同上のフローチャート
である。
１はプログラムメモリ、２は制御部、３は負荷、４は書
換え部、５は書換え制御部である。
補正 昭５＆１０．１７
実用新案登録請求の範囲を次のように補正す−る。
Ｏ実用新案登録請求の範囲
シーケンス制御用プログラム“が記憶されたプログラム
メモリと、該プログラムメモリから読出したプログラム
に基いて負荷をシーケンス制御する制御部と、プログラ
ムを書換える書換え部とよりなるシーケンス制御装置に
おいて、制御部を動作両部を設けたごとを特徴とするシ
ーケンス制御装置。
図面の簡単な説明を次のように補正する。
明細書第５頁１２ｆｆｉ目の「である。」の前に［、第
４図は従来例のフローチャート」を挿入致します。FIG. 1 is a block circuit diagram of a conventional example, FIG. 2 is a block circuit diagram of an embodiment of the present invention, and FIG. 3 is a flowchart of the same. 1 is a program memory, 2 is a control section, 3 is a load, 4 is a rewriting section, and 5 is a rewriting control section. Amendment 17/1919 The scope of the claims for utility model registration is amended as follows. O Utility Model Registration Claims Sequence control consisting of a program memory in which a sequence control program is stored, a control unit that sequentially controls the load based on the program read from the program memory, and a rewriting unit that rewrites the program. A sequence control device characterized in that the device includes a control section and an operation section.The brief description of the drawings is amended as follows.In front of "is." on page 5, 12ffi of the specification. [Figure 4 is a flowchart of the conventional example] is inserted.
Claims (1)
モリと、該プログラムメモリから読出したプログラムに
基いて負荷をシーケンス制御する制御部と、プログラム
を書換える書換え部とよりなるシーケンス制御装置にお
いて、制御部を動作途中で任意期間停止させてその一時
停止期間に書換え部を動作させる書換え制御部を設けた
ことを特徴とするシーケンス制御装置。In a sequence control device consisting of a program memory in which a sequence control program is stored, a control unit that sequentially controls a load based on the program read from the program memory, and a rewriting unit that rewrites the program, the control unit is What is claimed is: 1. A sequence control device comprising: a rewrite control section that stops the program for an arbitrary period of time and operates a rewrite section during the temporary stop period.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11896383U JPS6030008U (en) | 1983-07-30 | 1983-07-30 | Sequence control device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11896383U JPS6030008U (en) | 1983-07-30 | 1983-07-30 | Sequence control device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6030008U true JPS6030008U (en) | 1985-02-28 |
Family
ID=30273222
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11896383U Pending JPS6030008U (en) | 1983-07-30 | 1983-07-30 | Sequence control device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6030008U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1989005003A1 (en) * | 1987-11-19 | 1989-06-01 | Fanuc Ltd | Method of editing a program for pc |
| JPH01169504A (en) * | 1987-12-24 | 1989-07-04 | Fuji Electric Co Ltd | Programmable controller |
-
1983
- 1983-07-30 JP JP11896383U patent/JPS6030008U/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1989005003A1 (en) * | 1987-11-19 | 1989-06-01 | Fanuc Ltd | Method of editing a program for pc |
| JPH01169504A (en) * | 1987-12-24 | 1989-07-04 | Fuji Electric Co Ltd | Programmable controller |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6030008U (en) | Sequence control device | |
| JPS58113021U (en) | electronic control camera | |
| JPS61622U (en) | power control circuit | |
| JPS59100306U (en) | Sequence control calculation device | |
| JPS59155629U (en) | GPIB type control circuit | |
| JPS60126846U (en) | Memory switching control circuit | |
| JPS5963744U (en) | information processing equipment | |
| JPS58164046U (en) | Microprocessor control device | |
| JPS59126600U (en) | generator automatic voltage regulator | |
| JPS5973790U (en) | pattern output device | |
| JPS58101232U (en) | microcomputer | |
| JPS6092776U (en) | glow plug control device | |
| JPS61647U (en) | data tracing device | |
| JPS5844639U (en) | programmable controller | |
| JPS614233U (en) | Image memory access device | |
| JPS6087050U (en) | data transfer control device | |
| JPS5920334U (en) | microcomputer | |
| JPS58114617U (en) | Memory equalizer device | |
| JPS58159700U (en) | Memory data protection circuit | |
| JPS5869399U (en) | microcomputer device | |
| JPS5832476U (en) | microprocessor analyzer | |
| JPS60131056U (en) | Built-in memory LSI | |
| JPS6052503U (en) | Sequence control device | |
| JPS58171501U (en) | Computer output holding device | |
| JPS58150142U (en) | timer device |