JPS60116541U - Image data processing device - Google Patents
Image data processing deviceInfo
- Publication number
- JPS60116541U JPS60116541U JP153784U JP153784U JPS60116541U JP S60116541 U JPS60116541 U JP S60116541U JP 153784 U JP153784 U JP 153784U JP 153784 U JP153784 U JP 153784U JP S60116541 U JPS60116541 U JP S60116541U
- Authority
- JP
- Japan
- Prior art keywords
- data processing
- image data
- image
- section
- memory section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Image Processing (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案にかかる画像データ処理装置の一実施例
の全体構成を示したブロック図、第２図は第１図の要部
の構成を示したブロック図、第３図は画像データによっ
て構成されている画面を示した図、第４図は第２図の画
像メモリ制御部のアドレス発生機能の説明図である。
３０・・・データ処理部、５０・・・画像メモリ部、７
・１・・・バッファメモリ部、７４・・・メモリ制御部
。FIG. 1 is a block diagram showing the overall configuration of an embodiment of an image data processing device according to the present invention, FIG. 2 is a block diagram showing the configuration of the main parts of FIG. 1, and FIG. FIG. 4 is an explanatory diagram of the address generation function of the image memory control section of FIG. 2, which shows the configured screen. 30... data processing section, 50... image memory section, 7
・1...Buffer memory section, 74...Memory control section.
Claims (1)
グラムの制御によってデータ処理部がアクセスし、画像
データの処理を行なう画像データ処理装置において、 前記データ処理部と画像メモリ部との間で転送される画
像データを記憶するバッファメモリ部と、前記画像メモ
リ部の画像データでブロック単位になるアドレスを発生
して前記画像メモリ部とバッファメモリ部を制御すると
ともにこの制御は前記データ処理部の制御とは独立して
行なうメモリ制御部とを具備したことを特徴とする画像
データ処理装置。[Claims for Utility Model Registration] An image data processing device in which a data processing unit accesses an image memory unit storing image data under the control of a microprogram and processes the image data, comprising: the data processing unit and the image memory; a buffer memory section for storing image data to be transferred between the image memory section and the image memory section; and a buffer memory section for controlling the image memory section and the buffer memory section by generating addresses for each block based on the image data in the image memory section. An image data processing device comprising: a memory control section that performs control independently of the data processing section.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP153784U JPS60116541U (en) | 1984-01-10 | 1984-01-10 | Image data processing device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP153784U JPS60116541U (en) | 1984-01-10 | 1984-01-10 | Image data processing device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS60116541U true JPS60116541U (en) | 1985-08-07 |
Family
ID=30474376
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP153784U Pending JPS60116541U (en) | 1984-01-10 | 1984-01-10 | Image data processing device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60116541U (en) |
-
1984
- 1984-01-10 JP JP153784U patent/JPS60116541U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6034648U (en) | Memory paging system in microcomputer | |
| JPS60116541U (en) | Image data processing device | |
| JPS60131060U (en) | Image processing device | |
| JPS6125653U (en) | Image information processing device | |
| JPS58101249U (en) | data access processing device | |
| JPS60116539U (en) | data processing system | |
| JPS6443470U (en) | ||
| JPS5881654U (en) | arithmetic processing unit | |
| JPS6095654U (en) | data transfer control device | |
| JPS59100306U (en) | Sequence control calculation device | |
| JPS5973790U (en) | pattern output device | |
| JPS60155099U (en) | storage controller | |
| JPS5984589U (en) | data display device | |
| JPS60117654U (en) | Simulator for power system operation training | |
| JPS58114617U (en) | Memory equalizer device | |
| JPS58142734U (en) | Address generation circuit for bus-coupled system | |
| JPS5920351U (en) | Adder circuit in microcomputer | |
| JPS59134838U (en) | memory access recording device | |
| JPS60158381U (en) | Image data conversion circuit | |
| JPS59113833U (en) | word processor | |
| JPS5810299U (en) | Memory addressing device for parallel processing | |
| JPS6052503U (en) | Sequence control device | |
| JPS5836444U (en) | computer processing equipment | |
| JPS59100345U (en) | digital control device | |
| JPS6065848U (en) | computer system |