JPS62188824U - - Google Patents
Info
- Publication number
- JPS62188824U JPS62188824U JP7775786U JP7775786U JPS62188824U JP S62188824 U JPS62188824 U JP S62188824U JP 7775786 U JP7775786 U JP 7775786U JP 7775786 U JP7775786 U JP 7775786U JP S62188824 U JPS62188824 U JP S62188824U
- Authority
- JP
- Japan
- Prior art keywords
- input
- multiplexer
- gate
- chip
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims description 6
- 230000010355 oscillation Effects 0.000 claims 6
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986077757U JPH0323707Y2 (enrdf_load_stackoverflow) | 1986-05-22 | 1986-05-22 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986077757U JPH0323707Y2 (enrdf_load_stackoverflow) | 1986-05-22 | 1986-05-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62188824U true JPS62188824U (enrdf_load_stackoverflow) | 1987-12-01 |
JPH0323707Y2 JPH0323707Y2 (enrdf_load_stackoverflow) | 1991-05-23 |
Family
ID=30926063
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986077757U Expired JPH0323707Y2 (enrdf_load_stackoverflow) | 1986-05-22 | 1986-05-22 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0323707Y2 (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4849996B2 (ja) * | 2006-08-23 | 2012-01-11 | 株式会社アドバンテスト | 遅延回路、試験装置、プログラム、半導体チップ、イニシャライズ方法、および、イニシャライズ回路 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6068713A (ja) * | 1983-09-26 | 1985-04-19 | Nec Corp | タイミング調整回路 |
JPS60167519A (ja) * | 1984-02-10 | 1985-08-30 | Hitachi Ltd | 半導体遅延回路 |
-
1986
- 1986-05-22 JP JP1986077757U patent/JPH0323707Y2/ja not_active Expired
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6068713A (ja) * | 1983-09-26 | 1985-04-19 | Nec Corp | タイミング調整回路 |
JPS60167519A (ja) * | 1984-02-10 | 1985-08-30 | Hitachi Ltd | 半導体遅延回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH0323707Y2 (enrdf_load_stackoverflow) | 1991-05-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK94890A (en) | A semiconductor intergrated circuit | |
GB1488944A (en) | Circuit for eliminating contact bounce | |
GB1433050A (en) | Binary sequencegenerator compositions suitable for use in the production of porous building structu | |
US4166249A (en) | Digital frequency-lock circuit | |
JPS57116424A (en) | Parallel-to-serial converting circuit | |
JPS62188824U (enrdf_load_stackoverflow) | ||
ES454308A1 (es) | Una etapa de potencia mas perfeccionada para generar senalesde reloj de doble fase sin solape. | |
JPS52133747A (en) | Semiconductor logic gate circuit | |
JPS6442720A (en) | Clock generating circuit | |
JPS55163691A (en) | Shift register | |
JPS5654142A (en) | Timing generating circuit | |
JPH01303928A (ja) | ダイナミック型分周器 | |
JPS62216414A (ja) | 遅延回路 | |
JPS55138128A (en) | Memory circuit | |
JPS55154831A (en) | Complementary type clocked inverter circuit | |
KR890004467B1 (en) | Semiconductor latch circuit with noise resistance circuit | |
SU841101A1 (ru) | Формирователь разностной частотыиМпульСНыХ пОСлЕдОВАТЕльНОСТЕй | |
TW350167B (en) | Flip-flop circuit | |
JPS53114650A (en) | Adjustment of signal pulse width and delay circuit | |
JPH04306911A (ja) | パルス遅延回路 | |
JPS642247B2 (enrdf_load_stackoverflow) | ||
JPS568925A (en) | Control type binary counter circuit | |
CS213997B1 (cs) | Zapojení syntezátoru impulsů | |
JPS6020634A (ja) | Cmos論理回路 | |
UA16962A1 (uk) | Формувач імпульсів |