JPS6217251B2 - - Google Patents
Info
- Publication number
- JPS6217251B2 JPS6217251B2 JP57043304A JP4330482A JPS6217251B2 JP S6217251 B2 JPS6217251 B2 JP S6217251B2 JP 57043304 A JP57043304 A JP 57043304A JP 4330482 A JP4330482 A JP 4330482A JP S6217251 B2 JPS6217251 B2 JP S6217251B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- circuit
- address
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 18
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 2
- 238000006243 chemical reaction Methods 0.000 claims 1
- 102100034579 Desmoglein-1 Human genes 0.000 description 16
- 101000924316 Homo sapiens Desmoglein-1 Proteins 0.000 description 16
- 238000000034 method Methods 0.000 description 4
- 238000003672 processing method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 101000635761 Homo sapiens Receptor-transporting protein 3 Proteins 0.000 description 1
- 102100030849 Receptor-transporting protein 3 Human genes 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Computer And Data Communications (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57043304A JPS58159146A (ja) | 1982-03-18 | 1982-03-18 | 非同期処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57043304A JPS58159146A (ja) | 1982-03-18 | 1982-03-18 | 非同期処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58159146A JPS58159146A (ja) | 1983-09-21 |
JPS6217251B2 true JPS6217251B2 (enrdf_load_stackoverflow) | 1987-04-16 |
Family
ID=12660046
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57043304A Granted JPS58159146A (ja) | 1982-03-18 | 1982-03-18 | 非同期処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58159146A (enrdf_load_stackoverflow) |
-
1982
- 1982-03-18 JP JP57043304A patent/JPS58159146A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58159146A (ja) | 1983-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5867541A (en) | Method and system for synchronizing data having skew | |
US4164787A (en) | Multiple microprocessor intercommunication arrangement | |
US4056851A (en) | Elastic buffer for serial data | |
US5524112A (en) | Interface apparatus for transferring k*n-bit data packets via transmission of K discrete n-bit parallel words and method therefore | |
JPH0133860B2 (enrdf_load_stackoverflow) | ||
US6546451B1 (en) | Method and apparatus for decoupling processor speed from memory subsystem speed in a node controller | |
US5799175A (en) | Synchronization system and method for plesiochronous signaling | |
WO1981002798A1 (en) | Computer system and interface therefor | |
US6148392A (en) | Low power implementation of an asynchronous stock having a constant response time | |
US5157696A (en) | Digital signal time difference correcting circuit | |
JPS6217251B2 (enrdf_load_stackoverflow) | ||
US7248663B2 (en) | Apparatus and method for transforming data transmission speed | |
JPS6386630A (ja) | 並列伝送路におけるフレ−ム同期方式 | |
US6671220B2 (en) | Semiconductor device having simplified internal data transfer | |
CN118734757B (zh) | 基于fpga的ddr物理层接口电路及其控制方法 | |
US12009056B2 (en) | Data transmission apparatus and method having clock gating mechanism | |
JP2770375B2 (ja) | 伝送遅延位相補償回路 | |
JP3348247B2 (ja) | データ遅延制御方式 | |
JPS6024745A (ja) | 信号伝送方法及びその装置 | |
JPS58104551A (ja) | デ−タ伝送装置 | |
US6801055B1 (en) | Data driven clocking | |
JPS6123436A (ja) | 送信装置 | |
JPH03144739A (ja) | 二重化記憶装置へのデータ転写制御方式 | |
JPS6335143B2 (enrdf_load_stackoverflow) | ||
JPH09311811A (ja) | シングルポートram2方向アクセス回路 |