JPS6214858B2 - - Google Patents

Info

Publication number
JPS6214858B2
JPS6214858B2 JP56196745A JP19674581A JPS6214858B2 JP S6214858 B2 JPS6214858 B2 JP S6214858B2 JP 56196745 A JP56196745 A JP 56196745A JP 19674581 A JP19674581 A JP 19674581A JP S6214858 B2 JPS6214858 B2 JP S6214858B2
Authority
JP
Japan
Prior art keywords
parity
digit
input
shift
shift circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56196745A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5899848A (ja
Inventor
Masanori Mogi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56196745A priority Critical patent/JPS5899848A/ja
Publication of JPS5899848A publication Critical patent/JPS5899848A/ja
Publication of JPS6214858B2 publication Critical patent/JPS6214858B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
JP56196745A 1981-12-09 1981-12-09 シフタのパリテイ予知方式 Granted JPS5899848A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56196745A JPS5899848A (ja) 1981-12-09 1981-12-09 シフタのパリテイ予知方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56196745A JPS5899848A (ja) 1981-12-09 1981-12-09 シフタのパリテイ予知方式

Publications (2)

Publication Number Publication Date
JPS5899848A JPS5899848A (ja) 1983-06-14
JPS6214858B2 true JPS6214858B2 (enrdf_load_stackoverflow) 1987-04-04

Family

ID=16362893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56196745A Granted JPS5899848A (ja) 1981-12-09 1981-12-09 シフタのパリテイ予知方式

Country Status (1)

Country Link
JP (1) JPS5899848A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS5899848A (ja) 1983-06-14

Similar Documents

Publication Publication Date Title
US4472788A (en) Shift circuit having a plurality of cascade-connected data selectors
US4374410A (en) Data processing system
KR100282516B1 (ko) 길쌈부호 생성기 및 이를 내장한 디지털 신호 프로세서
US5303178A (en) Multiplying system based on the Booth's algorithm and generating a positive or negative product in response to a mode signal
JP2582077B2 (ja) バス接続方式
EP0127007B1 (en) Data processing interface apparatus
US5129066A (en) Bit mask generator circuit using multiple logic units for generating a bit mask sequence
US3900722A (en) Multi-chip calculator system having cycle and subcycle timing generators
US5671238A (en) Method and circuitry for generating r-bit parallel CRC code for an l-bit data source
ITMI20011533A1 (it) Procedimento e dispositivo per comandare svolgimenti di esercizio
EP0180005A2 (en) Dual incrementor
US4519079A (en) Error correction method and apparatus
US5729725A (en) Mask data generator and bit field operation circuit
JPS6214858B2 (enrdf_load_stackoverflow)
EP0936537B1 (en) Cyclic redundancy check in a computer system
US3710327A (en) Synchronous communications adapter
US5691930A (en) Booth encoder in a binary multiplier
CA1099411A (en) Threshold decoder
US4860241A (en) Method and apparatus for cellular division
JPH0370416B2 (enrdf_load_stackoverflow)
US20030056080A1 (en) Register read circuit using the remainders of modulo of a register number by the number of register sub-banks
JP2715782B2 (ja) マイクロプログラムメモリ出力回路
RU2020744C1 (ru) Универсальный параллельный счетчик по модулю m - дешифратор количества единиц в n-разрядном двоичном коде
SU1061131A1 (ru) Преобразователь двоичного кода в уплотненный код
JPH03201837A (ja) ディジタルクロスコネクト装置