JPS62132421A - Switching comparator - Google Patents

Switching comparator

Info

Publication number
JPS62132421A
JPS62132421A JP27382885A JP27382885A JPS62132421A JP S62132421 A JPS62132421 A JP S62132421A JP 27382885 A JP27382885 A JP 27382885A JP 27382885 A JP27382885 A JP 27382885A JP S62132421 A JPS62132421 A JP S62132421A
Authority
JP
Japan
Prior art keywords
sampling
input
analog input
operational amplifier
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP27382885A
Other languages
Japanese (ja)
Other versions
JPH0722258B2 (en
Inventor
Satoshi Kanbara
神原　聡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC IC Microcomputer Systems Co Ltd
Original Assignee
NEC IC Microcomputer Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC IC Microcomputer Systems Co Ltd filed Critical NEC IC Microcomputer Systems Co Ltd
Priority to JP60273828A priority Critical patent/JPH0722258B2/en
Publication of JPS62132421A publication Critical patent/JPS62132421A/en
Publication of JPH0722258B2 publication Critical patent/JPH0722258B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

PURPOSE:To attain the highly accurate sampling of an input data by connecting an input of an operational amplifier connected to a sampling capacitance to an output of the operational amplifier via a switch. CONSTITUTION:An analog input high speed sampling section 17 is provided with switches 10-15 switching the connection between a differential amplifier 5 and a differential amplifier circuit from which a desired gain is obtained over the range of a power voltage. The input and output of the operational amplifier 9 are connected by using a clock 2 and one side of a sampling capacitor 8 is fixed to an intermediate level between the circuit highest potential and the lowest potential. Further, a reference voltage source 7 is connected to the sampling capacitor 8 via the switch 14 by using a clock 3 and an analog input voltage and a reference voltage are compared by the operational amplifier 9. Thus, since the analog input voltage is suppressed within a sampling error of 0.67% over the range of power voltage, the high accuracy sampling time is decreased.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はスイッチング比較器の改良に関するものであり
、特にＡ／Ｄ変換器で実現するのに適したスイッチング
比較器の改良に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an improvement in a switching comparator, and in particular to an improvement in a switching comparator suitable for implementation with an A/D converter.

〔従来の技術〕[Conventional technology]

スイッチング比較器の従来の技術としては、米国ナシ曹
ナルセミコンダクタ社のジェラルド・ビー・ブールマ氏
により発明され、１９８０年１２月２日にＵ８Ｆ４，２
３７，３９０とし、て登録された米国特許がある。前記
従来例では、アナログ入力高速サンプリング部にコンプ
リメンタリ−に接続されたＭＯＳ　）ランシスターアン
プを介すようになっていた。The conventional switching comparator technology was invented by Mr. Gerald B. Boerma of Nasional Semiconductor Company in the United States, and was developed on December 2, 1980 by U8F4,2.
There is a US patent registered as 37,390. In the conventional example, the analog input high-speed sampling section was connected via a MOS (Run sister) amplifier complementary to the input.

〔発明が解決し、ようとする問題点〕[Problems that the invention attempts to solve]

従来のスイッチング比較器に於いては、アナログ入力部
の高速サンプリング部にコンプリメンタリ−に接続され
たＭＯＳ　）ランシスターアンプを用いていたため、所
望の出力電圧が得ることのできる入力電圧範囲が電源電
圧より狭くなるという制約がある６また。前記の入力電
圧範囲内で入力重圧に対する出力電圧の誤差のため、連
続的な入力データや瞬時的な入力データの高精度なサン
プリングに支！Ｎ全きたすという欠点を有し、ていた。Conventional switching comparators use a MOS Runsister amplifier connected complementary to the high-speed sampling section of the analog input section, so the input voltage range in which the desired output voltage can be obtained is wider than the power supply voltage. There is also a constraint that it becomes narrower. Due to the error of output voltage against input pressure within the above input voltage range, it supports highly accurate sampling of continuous input data or instantaneous input data! It had the disadvantage of causing all N problems.

〔問題点を解決するための手段〕[Means for solving problems]

本発明のスイッチング比較器は、従来技術の問題点を解
決するためアナログ入力高速サンプリング部に電源電圧
範囲にわたって所望の利得が得られる差動増幅回路と前
記差動増幅器の接続を切換えるスイッチを有している。In order to solve the problems of the prior art, the switching comparator of the present invention has a switch in the analog input high-speed sampling section that switches the connection between the differential amplifier and a differential amplifier circuit that can obtain a desired gain over the power supply voltage range. ing.

〔実施例〕〔Example〕

第１図は、本発明のスイッチング比較器の一実施例とし
２ての構成図である。FIG. 1 is a block diagram of an embodiment 2 of a switching comparator of the present invention.

差動増幅器５は、回路上の最高電位を出力振幅の最高電
位とする差動増幅器と、こわと完全に独立した回路上の
最低電位を出力振幅の最低１位とする差動増幅器のそれ
ぞれの出力を回路上の最高電位を出力回路電源の最高１
位とする出力回路と、その出力回路の叢低雷位を出力回
路ｔｉｅの１１＞低電位とする出力回路のそｈぞわの入
力に接続する差動増幅器である。前記差動増幅器の回路
図を第２図に示す。The differential amplifier 5 has two types: a differential amplifier in which the highest potential on the circuit is the highest potential in the output amplitude, and a differential amplifier in which the lowest potential on the completely independent circuit is the lowest in the output amplitude. Output the highest potential on the circuit
This is a differential amplifier that connects an output circuit that has a low potential of the output circuit to a low potential of the output circuit TIE. A circuit diagram of the differential amplifier is shown in FIG.

アナログ入力端子ＩＩｆｉ、前記差動増幅器５の非反転
入力２とスイッチ３を介してサンプリング容量８に接続
され、前記差動増幅器の反転入力３は、スイッチ１０を
介し、前記差動増幅器の出力４に接続され、さらにスイ
ッチ１２を介してサンプリング容量８に接続さね、前記
差動増幅器の反転入力３はさらにスイッチ１１を介して
サンプリング容量８に接続される。サンプリング容量は
演算増幅器９を介して、サンプリング比較結果出力端子
１６に接続され、演算増幅器９０入力と出力はスイッチ
１５を介して接続されている。The analog input terminal IIfi is connected to the sampling capacitor 8 via the non-inverting input 2 of the differential amplifier 5 and the switch 3, and the inverting input 3 of the differential amplifier is connected to the output 4 of the differential amplifier via the switch 10. The inverting input 3 of the differential amplifier is further connected to the sampling capacitor 8 via a switch 11 . The sampling capacitor is connected to a sampling comparison result output terminal 16 via an operational amplifier 9, and the input and output of the operational amplifier 90 are connected via a switch 15.

クロック１によりスイッチ１１．１２が接続され、アナ
ログ入力が電圧７オロアー状態となった差動増幅器５を
介して、サンプリング容ｉ＃に高速サンプリングきれ、
次にクロック４によりスイッチ１３が接続さね、アナロ
グ入力が高精度サンプリングきねる。以上の状態までは
、クロック２により、演算増幅器９０入力と出力が接続
され、サンプリング容量８の片側が回路最高電位と最低
電位の中間レベルに固定しである。さらにクロック３に
より基準電圧源７がサンプリング容量８にスイッチ１４
を介して接続され、アナログ入力電圧と基準電圧が演算
増幅器９によって比較される。Switches 11 and 12 are connected by clock 1, and high-speed sampling is performed in the sampling capacitor i# through the differential amplifier 5 whose analog input is in the voltage 7-or-or state.
Next, the switch 13 is connected by the clock 4, and the analog input can be sampled with high precision. Up to the above state, the input and output of the operational amplifier 90 are connected by the clock 2, and one side of the sampling capacitor 8 is fixed at an intermediate level between the highest potential and the lowest potential of the circuit. Furthermore, the reference voltage source 7 is switched to the sampling capacitor 8 by the clock 3.
The analog input voltage and the reference voltage are compared by the operational amplifier 9.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、アナログ入力高速サンプ
リング部に、電源電圧範囲にわたって、所望の利得が得
らｈる差動増幅器を介することにより、電源電圧範囲に
わたり、アナログ入力電圧をサンプリング誤差０．６７
％以内に押えられるので、高′ｆ？４ｙサンプリング時
間を短かくする事が可能となり、連続的な入力データや
１時的な入力データに対して高精度かつ高速にサンプリ
ング【７基＊電圧と比較することができる。As described above, the present invention provides an analog input high-speed sampling section with a differential amplifier that can obtain a desired gain over the power supply voltage range, thereby sampling the analog input voltage with zero sampling error over the power supply voltage range. 67
Since it can be held within %, high f? 4y It is possible to shorten the sampling time, and it is possible to sample continuous input data or temporary input data with high precision and high speed and compare it with 7 voltages.

【図面の簡単な説明】[Brief explanation of drawings]

第１図は本発明の−ψ施例図、第２図は第１図で示し、
た差動アンプの具体的回路図である。 １・・・・・・アナログ入力端子、２・旧・・差動増幅
器反転入力端子、３・・・・・・差動増幅器反転入力端
子、４・・・・・・差動増幅器出力端子、訃・・・・・
差動増竿器、６・・・・・・電源グ１１子、７・・・・
・・基準電圧源、８・・団・サンプリング容量、９・・
・・・・演ｎ゛増６器、１０〜１５・・・・・・スイッ
チ％　１６・・・・・・比較結果出力端子、１７・・・
・・・アナログ入力高速サンプリング部、１８・・・・
・・アナログ入力高精度サンプリング部、５１〜５７・
・・・・・ＭＯＳ　　Ｐ型トランジスター、６０〜７０
・・・・・・ＭＯＳ　　Ｎ型トランジスター、８１・・
・・・・定電流源、８２・・・・・・位相補償用容量。Fig. 1 is a -ψ embodiment of the present invention, Fig. 2 is shown in Fig. 1,
FIG. 2 is a specific circuit diagram of a differential amplifier. 1... Analog input terminal, 2... Old differential amplifier inverting input terminal, 3... Differential amplifier inverting input terminal, 4... Differential amplifier output terminal, Death...
Differential booster, 6...Power supply plug 11, 7...
・・Reference voltage source, 8・・Sampling capacity, 9・・・
....N゛intensifier 6, 10-15...Switch% 16...Comparison result output terminal, 17...
...Analog input high-speed sampling section, 18...
・Analog input high precision sampling section, 51 to 57・
...MOS P-type transistor, 60-70
...MOS N-type transistor, 81...
... Constant current source, 82 ... Phase compensation capacitor.

Claims (1)

【特許請求の範囲】[Claims] アナログ入力を電源電圧範囲内で所望な利得の得ること
ができる差動増幅器とスイッチを介してサンプリング容
量に接続し、前記アナログ入力をスイッチを介してサン
プリング容量に接続し、アナログ入力と比較する基準電
圧を供給する基準電圧源をスイッチを介しサンプリング
容量に接続し、サンプリング容量に接続された演算増幅
器の入力とスイッチを介して前記演算増幅器の出力に接
続する事を特徴とするスイッチング比較器。An analog input is connected to a sampling capacitor via a differential amplifier and a switch that can obtain a desired gain within the power supply voltage range, and the analog input is connected to the sampling capacitor via the switch, and a standard is compared with the analog input. A switching comparator characterized in that a reference voltage source supplying a voltage is connected to a sampling capacitor via a switch, and is connected to an input of an operational amplifier connected to the sampling capacitor and an output of the operational amplifier via a switch.
JP60273828A 1985-12-04 1985-12-04 Switching comparator Expired - Lifetime JPH0722258B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60273828A JPH0722258B2 (en) 1985-12-04 1985-12-04 Switching comparator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60273828A JPH0722258B2 (en) 1985-12-04 1985-12-04 Switching comparator

Publications (2)

Publication Number Publication Date
JPS62132421A true JPS62132421A (en) 1987-06-15
JPH0722258B2 JPH0722258B2 (en) 1995-03-08

Family

ID=17533113

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60273828A Expired - Lifetime JPH0722258B2 (en) 1985-12-04 1985-12-04 Switching comparator

Country Status (1)

Country Link
JP (1) JPH0722258B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6465928A (en) * 1987-09-04 1989-03-13 Nippon Electric Ic Microcomput Switching comparator

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5558609A (en) * 1978-10-26 1980-05-01 Pioneer Electronic Corp Amplifier circuit
US4237390A (en) * 1978-09-28 1980-12-02 National Semiconductor Corporation Switching comparator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4237390A (en) * 1978-09-28 1980-12-02 National Semiconductor Corporation Switching comparator
JPS5558609A (en) * 1978-10-26 1980-05-01 Pioneer Electronic Corp Amplifier circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6465928A (en) * 1987-09-04 1989-03-13 Nippon Electric Ic Microcomput Switching comparator

Also Published As

Publication number Publication date
JPH0722258B2 (en) 1995-03-08

Similar Documents

Publication Publication Date Title
Van de Plassche A sigma-delta modulator as an A/D converter
US20200083901A1 (en) Analog-to-digital converter, measurement arrangement and method for analog-to-digital conversion
US20070035342A1 (en) Differential amplifier offset voltage minimization independently from common mode voltage adjustment
JPS6248114A (en) Operational amplifier of high gain low drift for sample holding circuit
JPS61126823A (en) Analog-digital converter
JP3491226B2 (en) Delta-sigma modulator
JPS62132421A (en) Switching comparator
EP3562035B1 (en) Method for amplifier load current cancellation in a current integrator and current integrator with amplifier load current cancellation
CN114355020A (en) Flow divider
EP0918272A1 (en) Bias circuit for a voltage reference circuit
JP2896029B2 (en) Voltage-current converter
KR20130103010A (en) Variable voltage reference generator and analog-to-digital converter using thereof
JPS5825717A (en) Analog-digital converter
JPS6022675Y2 (en) AD converter
JPH07946Y2 (en) AC voltmeter
RU2222048C2 (en) Functional generator
SU1458867A1 (en) Bipolar voltage stabilizer
JPH083072Y2 (en) High-speed AD conversion circuit
US20060017601A1 (en) Method and system for reducing interference between analog circuits operating from a common power supply
JPH0563527A (en) Voltage comparator circuit
SU1495769A2 (en) Bipolar doltage stabilizer
SU1370773A1 (en) Bridge-type diode switching device
JPH04203971A (en) Current detection circuit
SU1485311A2 (en) Analog memory
JPH0666640B2 (en) Switch control circuit

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term