JPS62114358A - 通信プロトコル合成方式 - Google Patents
通信プロトコル合成方式Info
- Publication number
- JPS62114358A JPS62114358A JP60253640A JP25364085A JPS62114358A JP S62114358 A JPS62114358 A JP S62114358A JP 60253640 A JP60253640 A JP 60253640A JP 25364085 A JP25364085 A JP 25364085A JP S62114358 A JPS62114358 A JP S62114358A
- Authority
- JP
- Japan
- Prior art keywords
- state
- protocol
- state transition
- circuit
- transition diagram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318307—Generation of test inputs, e.g. test vectors, patterns or sequences computer-aided, e.g. automatic test program generator [ATPG], program translations, test program debugging
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/40—Network security protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/03—Protocol definition or specification
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Computer And Data Communications (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60253640A JPS62114358A (ja) | 1985-11-14 | 1985-11-14 | 通信プロトコル合成方式 |
| US06/930,341 US4802162A (en) | 1985-11-14 | 1986-11-12 | Automatic protocol synthesizing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60253640A JPS62114358A (ja) | 1985-11-14 | 1985-11-14 | 通信プロトコル合成方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62114358A true JPS62114358A (ja) | 1987-05-26 |
| JPH0443461B2 JPH0443461B2 (https=) | 1992-07-16 |
Family
ID=17254143
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60253640A Granted JPS62114358A (ja) | 1985-11-14 | 1985-11-14 | 通信プロトコル合成方式 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4802162A (https=) |
| JP (1) | JPS62114358A (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0778075A (ja) * | 1993-01-22 | 1995-03-20 | Internatl Business Mach Corp <Ibm> | 対話式分散有限状態プログラム発生器を提供する方法及び装置 |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5179657A (en) * | 1988-03-17 | 1993-01-12 | International Business Machines Corporation | Panel definition language for computer display |
| US5021943A (en) * | 1988-08-01 | 1991-06-04 | Motorola, Inc. | Content independent rule based options negotiations method |
| US5179643A (en) * | 1988-12-23 | 1993-01-12 | Hitachi, Ltd. | Method of multi-dimensional analysis and display for a large volume of record information items and a system therefor |
| US5121342A (en) * | 1989-08-28 | 1992-06-09 | Network Communications Corporation | Apparatus for analyzing communication networks |
| GB9021859D0 (en) * | 1990-10-08 | 1990-11-21 | D2B Systems Co Ltd | Test apparatus and method |
| US5301100A (en) * | 1991-04-29 | 1994-04-05 | Wagner Ferdinand H | Method of and apparatus for constructing a control system and control system created thereby |
| JPH05307511A (ja) * | 1992-04-30 | 1993-11-19 | Toshiba Corp | プロトコル・シミュレーション装置 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56125139A (en) * | 1980-02-04 | 1981-10-01 | Nippon Telegr & Teleph Corp <Ntt> | Communication controller of parallel processing |
| JPS6120486A (ja) * | 1984-07-06 | 1986-01-29 | Fujitsu Ltd | 状態遷移図における状態併合処理方式 |
-
1985
- 1985-11-14 JP JP60253640A patent/JPS62114358A/ja active Granted
-
1986
- 1986-11-12 US US06/930,341 patent/US4802162A/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56125139A (en) * | 1980-02-04 | 1981-10-01 | Nippon Telegr & Teleph Corp <Ntt> | Communication controller of parallel processing |
| JPS6120486A (ja) * | 1984-07-06 | 1986-01-29 | Fujitsu Ltd | 状態遷移図における状態併合処理方式 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0778075A (ja) * | 1993-01-22 | 1995-03-20 | Internatl Business Mach Corp <Ibm> | 対話式分散有限状態プログラム発生器を提供する方法及び装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US4802162A (en) | 1989-01-31 |
| JPH0443461B2 (https=) | 1992-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3258000B2 (ja) | 電子回路 | |
| US5105376A (en) | Linear feedback shift registers | |
| KR100354285B1 (ko) | 패스트 하다마드 변환 디바이스 | |
| JPS62114358A (ja) | 通信プロトコル合成方式 | |
| JPH06303115A (ja) | クロックスイッチャ回路および選択されたクロック信号を出力するための回路 | |
| US6442729B1 (en) | Convolution code generator and digital signal processor which includes the same | |
| Pena et al. | Combining process algebras and Petri nets for the specification and synthesis of asynchronous circuits | |
| JP2001101260A (ja) | 組合せループシステムの検証方法 | |
| US5506796A (en) | Digital signal processing circuit selectively operable in either a normal or a pseudorandom noise generative mode | |
| WO1985001173A1 (en) | A method and device for decoding two-dimensional facsimile signals | |
| US5542034A (en) | Minimizing logic to determine current state in an output encoded finite state machine | |
| US7676527B2 (en) | Processor | |
| JPH1098392A (ja) | Crc符号発生回路、符号誤り検出回路、及びcrc回路 | |
| JP2762941B2 (ja) | 背景雑音発生装置 | |
| EP0328899A2 (en) | Parity generator circuit and method | |
| TWI430124B (zh) | 用以處理全速率輸入信號之方法及裝置和用以獲得子速率有限狀態機器之描述之方法 | |
| JPH05134007A (ja) | 半導体集積論理回路 | |
| JPS6131437Y2 (https=) | ||
| JPH0394543A (ja) | 通信制御装置 | |
| US5912831A (en) | Process and system for adding or substracting symbols in any base without converting to a common base | |
| JP7351230B2 (ja) | 同期制御回路および同期制御方法 | |
| JPH0833436B2 (ja) | 集積回路の試験方法 | |
| JPH0398346A (ja) | セル同期回路 | |
| US6544806B1 (en) | Fast computation of truth tables | |
| JP2806459B2 (ja) | フリップフロップが評価可能な論理シミュレーション装置 |