JPH0443461B2 - - Google Patents
Info
- Publication number
- JPH0443461B2 JPH0443461B2 JP60253640A JP25364085A JPH0443461B2 JP H0443461 B2 JPH0443461 B2 JP H0443461B2 JP 60253640 A JP60253640 A JP 60253640A JP 25364085 A JP25364085 A JP 25364085A JP H0443461 B2 JPH0443461 B2 JP H0443461B2
- Authority
- JP
- Japan
- Prior art keywords
- state
- state transition
- transition diagram
- reception
- processes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318307—Generation of test inputs, e.g. test vectors, patterns or sequences computer-aided, e.g. automatic test program generator [ATPG], program translations, test program debugging
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/40—Network security protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/03—Protocol definition or specification
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Computer And Data Communications (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60253640A JPS62114358A (ja) | 1985-11-14 | 1985-11-14 | 通信プロトコル合成方式 |
| US06/930,341 US4802162A (en) | 1985-11-14 | 1986-11-12 | Automatic protocol synthesizing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60253640A JPS62114358A (ja) | 1985-11-14 | 1985-11-14 | 通信プロトコル合成方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62114358A JPS62114358A (ja) | 1987-05-26 |
| JPH0443461B2 true JPH0443461B2 (https=) | 1992-07-16 |
Family
ID=17254143
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60253640A Granted JPS62114358A (ja) | 1985-11-14 | 1985-11-14 | 通信プロトコル合成方式 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4802162A (https=) |
| JP (1) | JPS62114358A (https=) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5179657A (en) * | 1988-03-17 | 1993-01-12 | International Business Machines Corporation | Panel definition language for computer display |
| US5021943A (en) * | 1988-08-01 | 1991-06-04 | Motorola, Inc. | Content independent rule based options negotiations method |
| US5179643A (en) * | 1988-12-23 | 1993-01-12 | Hitachi, Ltd. | Method of multi-dimensional analysis and display for a large volume of record information items and a system therefor |
| US5121342A (en) * | 1989-08-28 | 1992-06-09 | Network Communications Corporation | Apparatus for analyzing communication networks |
| GB9021859D0 (en) * | 1990-10-08 | 1990-11-21 | D2B Systems Co Ltd | Test apparatus and method |
| US5301100A (en) * | 1991-04-29 | 1994-04-05 | Wagner Ferdinand H | Method of and apparatus for constructing a control system and control system created thereby |
| JPH05307511A (ja) * | 1992-04-30 | 1993-11-19 | Toshiba Corp | プロトコル・シミュレーション装置 |
| JPH0778075A (ja) * | 1993-01-22 | 1995-03-20 | Internatl Business Mach Corp <Ibm> | 対話式分散有限状態プログラム発生器を提供する方法及び装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56125139A (en) * | 1980-02-04 | 1981-10-01 | Nippon Telegr & Teleph Corp <Ntt> | Communication controller of parallel processing |
| JPS6120486A (ja) * | 1984-07-06 | 1986-01-29 | Fujitsu Ltd | 状態遷移図における状態併合処理方式 |
-
1985
- 1985-11-14 JP JP60253640A patent/JPS62114358A/ja active Granted
-
1986
- 1986-11-12 US US06/930,341 patent/US4802162A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62114358A (ja) | 1987-05-26 |
| US4802162A (en) | 1989-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Staiger | Kolmogorov complexity and Hausdorff dimension | |
| Rudie et al. | Minimal communication in a distributed discrete-event system | |
| US6812852B1 (en) | System and method for selecting a subset of autonomous and independent slave entities | |
| Attiya et al. | Computing on an anonymous ring | |
| Ruskey | Generating t-ary trees lexicographically | |
| US9501527B1 (en) | Bloom filter construction method for use in a table join operation portion of processing a query to a distributed database | |
| JPH0443461B2 (https=) | ||
| Reinhardt | The complexity of translating logic to finite automata | |
| CN108391129A (zh) | 数据编码方法及装置 | |
| KR960039642A (ko) | 입력변수간의 계층화된 상관을 사용해서 탐색된 2분결정그래프를 사용한 논리회로의 합성방법 | |
| US5828588A (en) | Parametrizable control module comprising first and second loadable counter, an electronic circuit comprising a plurality of such parametrized control modules, and a method for synthesizing such circuit | |
| EP0180005A2 (en) | Dual incrementor | |
| US11321270B2 (en) | Data encoding on a serial bus | |
| CN118333026B (zh) | 一种可渲染具有依赖关系字段的表单渲染方法和系统 | |
| US20040148540A1 (en) | Method and device for the formation of clock pulses in a bus system having at least one station, bus system and station | |
| CN115048462A (zh) | 一种基于区块链的数字资产合成方法及装置 | |
| US5452230A (en) | Logic circuit synthesizer | |
| SU474010A1 (ru) | Устройство дл св зи в вычислительной системе | |
| Ibarra et al. | New results concerning synchronized finite automata | |
| US6043762A (en) | Hardware bit coder | |
| Chin et al. | Improving the time complexity of message-optimal distributed algorithms for minimum-weight spanning trees | |
| Blass | Some initial segments of the Rudin-Keisler ordering | |
| Steiner et al. | Relative Types of Points in βN-N | |
| JPH0394543A (ja) | 通信制御装置 | |
| JP2007201802A (ja) | データ転送回路 |