JPS62114232A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS62114232A JPS62114232A JP25452985A JP25452985A JPS62114232A JP S62114232 A JPS62114232 A JP S62114232A JP 25452985 A JP25452985 A JP 25452985A JP 25452985 A JP25452985 A JP 25452985A JP S62114232 A JPS62114232 A JP S62114232A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- psg
- density
- concentration
- psg layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、半導体装置、特にプラズマSINをパッシベ
ーション膜として使用した半導体装置に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a semiconductor device, and particularly to a semiconductor device using plasma SIN as a passivation film.
本発明は、プラズマ5iNt−パッシベーション膜とし
て使用した半導体装置において、半導体基板上の金属層
上にPSG層とこのPSG庖よシ高嬢度のPSG層とを
積層して形成することによシ、信頼性の高い半導体装置
が得られるようにしたものである。The present invention provides a semiconductor device using a plasma 5iNt passivation film, by stacking a PSG layer and a high-resistance PSG layer on a metal layer on a semiconductor substrate. This makes it possible to obtain a highly reliable semiconductor device.
従来、LSI (大規模集積回路)のパッシベーション
膜として用いられているプラズマSINは、外部からの
汚染に対しては非常に優れた保護特性を示すが、その中
に多量に含有されている水素がトランジスタ、多結晶S
t低抵抗に侵入して素子の特性を変化させるという問題
点があった。そこで、このような問題点を解決するため
に、プラズマSiN層の下に水素吸着効果を有するPS
G (IJンシリケートガラス)層を形成した、2層構
造よシ成るパッシベーション膜全形成することが行なわ
れている。Plasma SIN, which has traditionally been used as a passivation film for LSI (Large Scale Integrated Circuits), exhibits excellent protection against external contamination, but the large amount of hydrogen contained in it Transistor, polycrystalline S
There is a problem in that it invades the low resistance and changes the characteristics of the element. Therefore, in order to solve these problems, PS having a hydrogen adsorption effect was added under the plasma SiN layer.
A passivation film having a two-layer structure including a G (IJ insilicate glass) layer is formed entirely.
上述したように、PSGは水素吸着効果を有するため、
PSG層中のリンPの濃度を高くすれは、プラズマSi
N層からの水素の侵入を防止する効果はよシ高まるので
あるが、従来の構造による場合、Pの濃度をあ″1シ高
くすることはできなかった。As mentioned above, since PSG has a hydrogen adsorption effect,
In order to increase the concentration of phosphorus in the PSG layer, plasma Si
Although the effect of preventing hydrogen from penetrating from the N layer is greatly improved, in the case of the conventional structure, it was not possible to increase the concentration of P by one inch.
その理由は、At配線上に直接高り度のPSG層を形成
した場合、PSG層中のPが水分と反応し、生じたリン
酸がAt配線を腐食させ、耐湿性を劣化させるという問
題点があったからである。従って、PSG層中のPの濃
度を充分高くすることができなかつ友ため、プラズマS
iN層からの水素の侵入を完全には防止することができ
なかつ友。The reason for this is that when a high-strength PSG layer is formed directly on the At wiring, the P in the PSG layer reacts with moisture, and the generated phosphoric acid corrodes the At wiring, deteriorating its moisture resistance. This is because there was Therefore, it is not possible to make the concentration of P in the PSG layer sufficiently high, and the plasma S
It is impossible to completely prevent hydrogen from entering the iN layer.
本発明は、上記問題点を解決することができる半導体装
置を提供するものである。The present invention provides a semiconductor device that can solve the above problems.
本発明においては、トランジスタ、抵抗等の素子が設け
られた半導体基板(1)上に形成した金属層(2a)上
に、 PSG層(3)及びこのPSG層(3)上にこの
PSG層(3)のPの濃度よシも高濃度のPSG層(4
)を形成する。In the present invention, a PSG layer (3) is formed on a metal layer (2a) formed on a semiconductor substrate (1) on which elements such as transistors and resistors are provided, and a PSG layer (3) is formed on this PSG layer (3). The PSG layer (4) has a higher concentration of P than 3).
) to form.
金属層(2a)上に直接形成するpsc層(3)のPの
濃度としては、Pが水と反応して生じるリン酸が金属層
(2a)のALを腐食させるのを防止することができる
濃度、即ち6俤以下とする。また、高濃度のPSG層(
4)のPのa反としては、相対的に下層のPSG層(3
)より高濃度であれば良いが、プラズマSiN層(6)
から生じた水素を全て吸着して、素子への侵入を充分防
ぐことができる濃度とする必要がある。The concentration of P in the PSC layer (3) formed directly on the metal layer (2a) can prevent phosphoric acid generated by reaction of P with water from corroding the AL of the metal layer (2a). The concentration should be 6 or less. In addition, a high concentration PSG layer (
4) As the a-reverse of P, the relatively lower PSG layer (3
), but the plasma SiN layer (6)
The concentration must be such that it can adsorb all the hydrogen generated from the hydrogen and sufficiently prevent it from entering the device.
また、この高濃度PSG層(4)の上に更に低濃度のP
SG層(5)を形成することによシ、高濃度PSG層(
4)のPが水分と反応してリン酸が生じ、プラズマSi
N層(6) ′Jk腐食させるの含防ぐようにしても良
い。Furthermore, on top of this high concentration PSG layer (4), a lower concentration of P is added.
By forming the SG layer (5), a high concentration PSG layer (
4) P reacts with moisture to generate phosphoric acid, and plasma Si
N layer (6) 'Jk may be prevented from being corroded.
本発明によれば、配線となる金属層(2a)上に形成し
九PSG層(3)が低濃度である九め、Atの腐食を抑
えることができ、同時にこのPSG層(3)上に形成し
たPSG層(4)が高fIk度であるため、プラズマS
iN層(6)から生じた水素を全て吸着してトランジス
タ、抵抗等の素子の特性の変動を防ぐことができる。According to the present invention, the PSG layer (3) formed on the metal layer (2a) serving as the wiring can suppress corrosion of At at a low concentration, and at the same time, it is possible to suppress corrosion of At. Since the formed PSG layer (4) has a high fIk degree, the plasma S
All the hydrogen generated from the iN layer (6) can be adsorbed to prevent variations in the characteristics of elements such as transistors and resistors.
第1図を参照して本発明の実施例を製法と共に説明する
。An embodiment of the present invention will be described together with a manufacturing method with reference to FIG.
先ず、第1−Aに示すように、トランジスタ、多結晶S
t低抵抗7)が設けられた半導体基板(1)上に配線で
あるAt金属層(2a)及び電極(2b)を形成する。First, as shown in Section 1-A, a transistor, a polycrystalline S
An At metal layer (2a) as a wiring and an electrode (2b) are formed on a semiconductor substrate (1) provided with a low resistance 7).
(8)Fisio□層である。(8) Fisio□ layer.
次に第1図Bに示すように、At金属層(2a)及び電
極(2b)上にりyp@度が5.5 wt To OP
SGをCVD(化学気相成長法)によシ堆積して、埠さ
7000Xの低濃度PSG層(3)を形成する。Next, as shown in FIG. 1B, a layer of 5.5 wt to OP
SG is deposited by CVD (chemical vapor deposition) to form a low concentration PSG layer (3) with a depth of 7000X.
次に第1図Cに示すように、この低濃度PSG層(3)
上にP濃度が14 vrt%のPSGをCVDによシ堆
積して厚さ1000 Xの高濃度PSG層(4)を形成
する。Next, as shown in Figure 1C, this low concentration PSG layer (3)
PSG having a P concentration of 14 vrt% is deposited thereon by CVD to form a high concentration PSG layer (4) with a thickness of 1000×.
次に第1図DK示すように、この高一度PSG層(4)
上に更に厚さ3000Xの低濃度(5,5wt % )
PSG層(5)t−形成して、プラズマSINが高ぴ
度PSGと反応するのを防止する。Next, as shown in Figure 1 DK, this high degree PSG layer (4)
Further low concentration (5.5wt%) with a thickness of 3000X on top
A PSG layer (5) is formed to prevent the plasma SIN from reacting with the high pitch PSG.
最後に第1図Eに示すように、低濃度PSG層(5)上
にプラズマSiN層(6)を3000Xの浮さに形成す
ることK j p 、 /4ツシペーションヲ行つ。Finally, as shown in FIG. 1E, a plasma SiN layer (6) is formed on the low-concentration PSG layer (5) at a height of 3000X by K j p /4 tsipation.
本発明によれば、At金属層上に形成するPSG層とし
て、低濃度PSG層と高濃度PSG層よシ成る多層構造
としたことによシ、At金属層の腐食を抑えて耐湿性を
高めることができると同時に、プラズマSINから生じ
る水素を全て吸着してAt金属層への侵入を防止するこ
とができる。従って、パッシベーション膜として信頼性
の高いプラズマSiN層を形成することができ、例えば
スタティックRAMの多結晶シリコン高抵抗素子へのド
ーピングやその薄膜化等の水素の侵入防止を不可欠とす
る技術に応用することができる。According to the present invention, the PSG layer formed on the At metal layer has a multilayer structure consisting of a low concentration PSG layer and a high concentration PSG layer, thereby suppressing corrosion of the At metal layer and increasing moisture resistance. At the same time, it is possible to adsorb all the hydrogen generated from the plasma SIN and prevent it from entering the At metal layer. Therefore, a highly reliable plasma SiN layer can be formed as a passivation film, and can be applied to technologies that require prevention of hydrogen penetration, such as doping into polycrystalline silicon high-resistance elements of static RAM and thinning them. be able to.
第1図は本発明の製法例を示す工程図である。
(1)は半導体基板、(2a)は金属層、(2b)は電
極、(3)は低濃度psc N、(4)は高濃度PSG
層、(5)は低濃度PSG層、(6)はプラズマSrN
層である。
3低連度P5G層
* 力1! イゲリ の
第1
エ 程 図
図FIG. 1 is a process diagram showing an example of the manufacturing method of the present invention. (1) is a semiconductor substrate, (2a) is a metal layer, (2b) is an electrode, (3) is a low concentration PSC N, (4) is a high concentration PSG
(5) is a low concentration PSG layer, (6) is a plasma SrN layer.
It is a layer. 3 low degree P5G layer * Power 1! Igeri's 1st step diagram
Claims (1)
ートガラス層より高濃度のリンシリケートガラス層 を有する半導体装置。[Claims] A metal layer formed on a semiconductor substrate; a phosphosilicate glass layer formed on the metal layer; A semiconductor device having a phosphosilicate glass layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25452985A JPS62114232A (en) | 1985-11-13 | 1985-11-13 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25452985A JPS62114232A (en) | 1985-11-13 | 1985-11-13 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62114232A true JPS62114232A (en) | 1987-05-26 |
Family
ID=17266305
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP25452985A Pending JPS62114232A (en) | 1985-11-13 | 1985-11-13 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62114232A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5714408A (en) * | 1995-12-14 | 1998-02-03 | Denso Corporation | Method of forming silicon nitride with varied hydrogen concentration |
-
1985
- 1985-11-13 JP JP25452985A patent/JPS62114232A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5714408A (en) * | 1995-12-14 | 1998-02-03 | Denso Corporation | Method of forming silicon nitride with varied hydrogen concentration |
US6137156A (en) * | 1995-12-14 | 2000-10-24 | Denso Corporation | Semiconductor device employing silicon nitride layers with varied hydrogen concentration |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6905953B2 (en) | Selective passivation of exposed silicon | |
JP3148183B2 (en) | Method for manufacturing semiconductor device | |
JPS62114232A (en) | Semiconductor device | |
US10249584B2 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
JPS6384122A (en) | Semiconductor device | |
JPH05218015A (en) | Semiconductor device | |
CN1154488A (en) | Electric device having non-light emitting type display | |
JPS584948A (en) | Semiconductor device | |
JPH06267935A (en) | Manufacture of semiconductor device | |
JPH0231507B2 (en) | HANDOTAISOCHI | |
JP2850341B2 (en) | Method for manufacturing semiconductor device | |
JPH0360064A (en) | Semiconductor device and manufacture thereof | |
JPH01239940A (en) | Semiconductor device | |
JP3498619B2 (en) | Semiconductor device and its manufacturing method. | |
JPS61289649A (en) | Manufacture of semiconductor device | |
JPS5851523A (en) | Semiconductor device | |
JPH04152562A (en) | Semiconductor device | |
JPS5949687B2 (en) | semiconductor equipment | |
JPH035657B2 (en) | ||
JPS5882534A (en) | Semiconductor device | |
JPS61226930A (en) | Semiconductor device | |
JPH02110956A (en) | Multilayer interconnection semiconductor device | |
JPS6112033A (en) | Semiconductor device | |
JPS6373527A (en) | Semiconductor device | |
JPH01243548A (en) | Semiconductor device and its manufacture |