JPS6197932A - 圧着型半導体パツケ−ジ - Google Patents

圧着型半導体パツケ−ジ

Info

Publication number
JPS6197932A
JPS6197932A JP59218411A JP21841184A JPS6197932A JP S6197932 A JPS6197932 A JP S6197932A JP 59218411 A JP59218411 A JP 59218411A JP 21841184 A JP21841184 A JP 21841184A JP S6197932 A JPS6197932 A JP S6197932A
Authority
JP
Japan
Prior art keywords
solder
silicon chip
crimp
alumina ceramic
ceramic substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59218411A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0572751B2 (enrdf_load_stackoverflow
Inventor
Koichi Inoue
井上　広一
Yasutoshi Kurihara
保敏 栗原
Komei Yatsuno
八野　耕明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59218411A priority Critical patent/JPS6197932A/ja
Publication of JPS6197932A publication Critical patent/JPS6197932A/ja
Publication of JPH0572751B2 publication Critical patent/JPH0572751B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1405—Shape
    • H01L2224/14051—Bump connectors having different shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP59218411A 1984-10-19 1984-10-19 圧着型半導体パツケ−ジ Granted JPS6197932A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59218411A JPS6197932A (ja) 1984-10-19 1984-10-19 圧着型半導体パツケ−ジ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59218411A JPS6197932A (ja) 1984-10-19 1984-10-19 圧着型半導体パツケ−ジ

Publications (2)

Publication Number Publication Date
JPS6197932A true JPS6197932A (ja) 1986-05-16
JPH0572751B2 JPH0572751B2 (enrdf_load_stackoverflow) 1993-10-12

Family

ID=16719489

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59218411A Granted JPS6197932A (ja) 1984-10-19 1984-10-19 圧着型半導体パツケ−ジ

Country Status (1)

Country Link
JP (1) JPS6197932A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5700715A (en) * 1994-06-14 1997-12-23 Lsi Logic Corporation Process for mounting a semiconductor device to a circuit substrate
WO2014136241A1 (ja) * 2013-03-07 2014-09-12 東北マイクロテック株式会社 積層体及びその製造方法
JP2017028156A (ja) * 2015-07-24 2017-02-02 新光電気工業株式会社 実装構造体及びその製造方法
JP2018195664A (ja) * 2017-05-16 2018-12-06 富士通株式会社 半導体装置及びその製造方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5700715A (en) * 1994-06-14 1997-12-23 Lsi Logic Corporation Process for mounting a semiconductor device to a circuit substrate
WO2014136241A1 (ja) * 2013-03-07 2014-09-12 東北マイクロテック株式会社 積層体及びその製造方法
JP2017028156A (ja) * 2015-07-24 2017-02-02 新光電気工業株式会社 実装構造体及びその製造方法
JP2018195664A (ja) * 2017-05-16 2018-12-06 富士通株式会社 半導体装置及びその製造方法

Also Published As

Publication number Publication date
JPH0572751B2 (enrdf_load_stackoverflow) 1993-10-12

Similar Documents

Publication Publication Date Title
US6208025B1 (en) Microelectronic component with rigid interposer
JP2999992B2 (ja) 半導体基板用の多層ハンダ・シール・バンドおよびその方法
EP0532297B1 (en) Process for flip-chip connection of a semiconductor chip
JP3262497B2 (ja) チップ実装回路カード構造
US5057969A (en) Thin film electronic device
US11424170B2 (en) Method for mounting an electrical component in which a hood is used, and a hood that is suitable for use in this method
US5814890A (en) Thin-type semiconductor package
US5736790A (en) Semiconductor chip, package and semiconductor device
US6396155B1 (en) Semiconductor device and method of producing the same
US5115964A (en) Method for bonding thin film electronic device
KR20080038028A (ko) 기판에 전자 부품을 탑재하는 방법 및 솔더면을 형성하는방법
JPS6197932A (ja) 圧着型半導体パツケ−ジ
JPH0258793B2 (enrdf_load_stackoverflow)
US6404063B2 (en) Die-to-insert permanent connection and method of forming
JPH10214919A (ja) マルチチップモジュールの製造方法
EP0191434A2 (en) Improved solder connection between microelectronic chip and substrate and method of manufacture
JPH0888297A (ja) 電子部品および電子部品接続構造体
JPH10209591A (ja) 配線基板
JPS63168028A (ja) 微細接続構造
JPH0837254A (ja) 電子回路装置
JP2741611B2 (ja) フリップチップボンディング用基板
JP3024506B2 (ja) Ｓｉチップとパッケージの接続方法
JP2633745B2 (ja) 半導体装置の実装体
JP2894172B2 (ja) 半導体装置
EP0762494B1 (en) Silicon semiconductor diode, its circuit module and structure with an insulation body and preparation method thereof