JPS6197891A - Hybrid ic device - Google Patents

Hybrid ic device

Info

Publication number
JPS6197891A
JPS6197891A JP21901584A JP21901584A JPS6197891A JP S6197891 A JPS6197891 A JP S6197891A JP 21901584 A JP21901584 A JP 21901584A JP 21901584 A JP21901584 A JP 21901584A JP S6197891 A JPS6197891 A JP S6197891A
Authority
JP
Japan
Prior art keywords
substrate
integrated circuit
hybrid integrated
insulating substrate
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21901584A
Other languages
Japanese (ja)
Inventor
柳沢 克明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP21901584A priority Critical patent/JPS6197891A/en
Publication of JPS6197891A publication Critical patent/JPS6197891A/en
Pending legal-status Critical Current

Links

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔厘業上の利用分野〕 本発明は、混成集積回路装置、特に、表裏両面に導体パ
ターンが形成された絶縁基板を用いた混成集積回路装置
に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a hybrid integrated circuit device, and particularly to a hybrid integrated circuit device using an insulating substrate having conductive patterns formed on both the front and back sides.

〔従来の技術〕[Conventional technology]

近年、混成集積回路装置の需要は、かなり、急激に伸び
てさており、市場もかな9広範囲の分野にわたってきて
いる。そして当然のことながら使用者の要求もさまざま
で、コストが安いのはもちろん友が、形状なども、さま
ざまな要求があり、とりわけ、小型化の要求も増えてい
る。この小型化の要求を満たすためには、従来一般的な
方法としては、混成集積回路装置のパターン密度をあげ
ることはもするん、該基板の両面にパターン形成を行い
、基板にスルホール部を設けて、基板の表と裏との電気
的接続をとって使用する。そして、スルホールのとシ方
にも2燻頌あり、一般には絶線基板内部にスルホール部
を設けたものが多く用いられてきた。しかし、更に小型
化の要求のさびしいものに関しては、基板内部にスルホ
ールを設けると基板が多小大きくなるため、基板4面に
スルホールを設ける方法がとられてきた。
In recent years, the demand for hybrid integrated circuit devices has been growing quite rapidly, and the market has expanded into a wide range of fields. As a matter of course, the demands of users vary, including low cost, size, shape, etc., and in particular, the demand for miniaturization is increasing. In order to meet this demand for miniaturization, the conventional common method is to increase the pattern density of the hybrid integrated circuit device, but to form patterns on both sides of the substrate and provide through holes in the substrate. It is used by making electrical connections between the front and back sides of the board. There are also two types of through-holes, and in general, those with through-holes inside the disconnected board have been widely used. However, for devices that require even more miniaturization, a method has been adopted in which through holes are provided on four sides of the substrate, since providing through holes inside the substrate makes the substrate somewhat larger.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかし、これらのスルホールを有した4膜基板等を製造
する場合、その工程も複雑となシ、基板製造工数が増加
し、かつ、歩留も通常の基板と比較して、かなシ、低下
するため、基板コストが通常の基板と比較して、かなシ
、高くなることに問題があった。
However, when manufacturing a 4-layer substrate etc. with these through holes, the process is complicated, the number of steps for manufacturing the substrate increases, and the yield is also slightly lower than that of a normal substrate. Therefore, there was a problem in that the cost of the board was much higher than that of a normal board.

〔問題点を解決するための手段〕[Means for solving problems]

上記問題点に対し、本発明では、表裏両面に導体パター
ンが形成された絶縁基板の、前記表裏両面の4気的接続
が、導体パターンをもつフレキシブル基板によシなされ
ている。
In order to solve the above problems, in the present invention, the four-way connection between the front and back surfaces of an insulating substrate having conductor patterns formed on both the front and back surfaces is made by a flexible substrate having a conductor pattern.

〔実施例〕〔Example〕

つぎに本発明を実施例により説明する。 Next, the present invention will be explained by examples.

第1図(alないしくdiは本発明の一実施例に係る混
成集積回路を、その製造工程について説明するための斜
視図である。まず、第1図(a)において、表裏両面に
導体パターン2が形成された(但し、図は表面だけを表
わしている)絶縁基板1の接続部分にはんだペーストを
印刷し、ミニモールドトランジスタ3.チップコンデン
サ4などを所定位置に取付ける。しかる後、5g1図(
b)のように、ポリイミド製のフレキシブル基板5に、
絶縁基板1の#端部で異裏両面にわたシ接続できるよう
にしたパターンに銅箔6が張9つけられたものを用意す
る。それから、第1図(C)のように、フレキシブル基
板5を、絶縁基板1の縁端部にまたがるように、接続パ
ターン位置を合せて固定する。フレキシブル基板5の接
続部にも矢張りはんだペーストを印刷しておき、しかる
後、絶縁基板1およびフレキシブル基板5をり70−炉
に通し、絶縁基板1とフレキシブル基板5.ミニモール
ドトランジスタ3、チップコンデンサ4.さらにリード
端子7をはんだ溶融接合し固定する。そして、最後に第
1図(d)のように、樹脂などで外装置を施す。
FIG. 1 (al and di are perspective views for explaining the manufacturing process of a hybrid integrated circuit according to an embodiment of the present invention. First, in FIG. 1(a), conductive patterns are 2 is formed (however, the figure shows only the surface), print solder paste on the connection part of the insulating substrate 1, and attach the mini mold transistor 3, chip capacitor 4, etc. to the predetermined positions. (
As shown in b), on the polyimide flexible substrate 5,
A copper foil 6 is pasted 9 on a pattern that allows cross-connection to both sides of the insulating substrate 1 at the # end of the insulating substrate 1. Then, as shown in FIG. 1C, the flexible substrate 5 is fixed so as to span the edge of the insulating substrate 1, with the connection patterns aligned. A solder paste is also printed on the connecting portions of the flexible substrate 5, and then the insulating substrate 1 and the flexible substrate 5 are passed through a furnace 70, and the insulating substrate 1 and the flexible substrate 5. Mini mold transistor 3, chip capacitor 4. Furthermore, the lead terminals 7 are melted and bonded with solder to be fixed. Finally, as shown in FIG. 1(d), an outer device is applied using resin or the like.

〔発明の効果〕〔Effect of the invention〕

上述のとおり、本発明によれば、両面印刷絶縁基板であ
っても、スルーホールを設けないため、スルーホールの
ある従来の基板と比べ、構造が簡単で工数が少くなり、
それに伴なって、製遺歩留シも向上し基板単価がかなフ
安くなる。そして、近年の設備の合理化の結果、混成集
積回路装置の      、価格のうちの基板価格の割
合が高くなっているために、前記本発明による基板価格
の低下は、混成集積回路装置全体の価格低下に対し大き
く貢献する。
As described above, according to the present invention, even if it is a double-sided printed insulating board, no through holes are provided, so the structure is simpler and the number of man-hours is reduced compared to conventional boards with through holes.
Along with this, the manufacturing yield will also improve and the unit price of the substrate will become much cheaper. As a result of equipment rationalization in recent years, the proportion of the board price in the price of a hybrid integrated circuit device has increased, so the reduction in the board price due to the present invention is due to the reduction in the price of the entire hybrid integrated circuit device. make a major contribution to

なお、前記実施例においては、7レキシプル基板として
ポリイミドフィルムについて説明したが、他の樹脂フィ
ルムを用いることもできるのはいうまでもない。
In the above embodiments, a polyimide film has been described as the 7-lexiple substrate, but it goes without saying that other resin films can also be used.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(al〜(d)は本発明の一実施例に係る混成集
積回路装置をその製造工程について説明するための斜視
図である。 1・・・・・・絶縁基板、2・・・・・・導体パターン
、3・・・・・・ミニモールドトランジスタ、4・・・
・・・チップコンデンサ、5・・・・・・7レキ7プル
基板、6・・・・・・フレキシブル基板の導体パターン
、7・・・・・・リード端子、8・・・・・・外装樹脂
。 代理人 弁理士  内 原   音 67圀
1A to 1D are perspective views for explaining the manufacturing process of a hybrid integrated circuit device according to an embodiment of the present invention. 1... Insulating substrate, 2... ...Conductor pattern, 3...Mini mold transistor, 4...
...Chip capacitor, 5...7 board, 6...conductor pattern of flexible board, 7...lead terminal, 8...exterior resin. Agent Patent Attorney Uchihara Oto 67 Kuni

Claims (1)

【特許請求の範囲】[Claims]  表裏両面に導体パターンが形成された絶縁基板に能動
および受動回路部品が搭載されてなる混成集積回路装置
において、前記絶縁基板の表面と裏面との間の電気的接
続がフレキシブル基板によりなされていることを特徴と
する混成集積回路装置。
In a hybrid integrated circuit device in which active and passive circuit components are mounted on an insulating substrate with conductor patterns formed on both the front and back sides, electrical connection between the front and back surfaces of the insulating substrate is made by a flexible substrate. A hybrid integrated circuit device characterized by:
JP21901584A 1984-10-18 1984-10-18 Hybrid ic device Pending JPS6197891A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21901584A JPS6197891A (en) 1984-10-18 1984-10-18 Hybrid ic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21901584A JPS6197891A (en) 1984-10-18 1984-10-18 Hybrid ic device

Publications (1)

Publication Number Publication Date
JPS6197891A true JPS6197891A (en) 1986-05-16

Family

ID=16728915

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21901584A Pending JPS6197891A (en) 1984-10-18 1984-10-18 Hybrid ic device

Country Status (1)

Country Link
JP (1) JPS6197891A (en)

Similar Documents

Publication Publication Date Title
US4495546A (en) Hybrid integrated circuit component and printed circuit board mounting said component
JPS6386491A (en) Metallic core printed wiring board
WO1986003365A1 (en) Wiring structure of a terminal circuit
JP3012184B2 (en) Mounting device
JPS6197891A (en) Hybrid ic device
JPS6298791A (en) Flexible printed circuit sheet
JPS5994487A (en) Method of connecting between front and back of flexible both-side circuit board
JPS62179794A (en) Electric circuit wiring board
JP2001156222A (en) Substrate connecting structure, printed wiring board for substrate connection and substrate connecting method
JPS62208691A (en) Double-sided mounting hybrid integrated circuit
JPS6010799A (en) Electronic circuit device
JP2715957B2 (en) Hybrid integrated circuit device
JP3065013B2 (en) Circuit board and circuit pattern forming method
JPS5848496A (en) Miniature electronic circuit part
JPS6163081A (en) Electronic circuit part and its mounting method
JPS6168871A (en) Flexible printed circuit board
JPS60180186A (en) Printed board
JP4263777B2 (en) Optical transceiver
JPS63119286A (en) Thick film hybrid integrated circuit device
JPS62200788A (en) Multilayer printed board
JP2001332683A (en) Laminated semiconductor device and manufacturing method thereof
JPS5943593A (en) Method of producing electronic circuit module
JP2003168852A (en) Mounting method for electronic component
JPS58225686A (en) Electric circuit substrate
JPS59175786A (en) Method of producing hybrid integrated circuit device