JPS6188342U - - Google Patents
Info
- Publication number
- JPS6188342U JPS6188342U JP17176084U JP17176084U JPS6188342U JP S6188342 U JPS6188342 U JP S6188342U JP 17176084 U JP17176084 U JP 17176084U JP 17176084 U JP17176084 U JP 17176084U JP S6188342 U JPS6188342 U JP S6188342U
- Authority
- JP
- Japan
- Prior art keywords
- counter
- loading
- value
- sets
- square wave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
Description
第１図は本考案における方形波発生回路の一実
施例を示す構成図、第２図は第１図図示実施例を
説明するためのタイミングチヤートである。
１…カウンタ、２…第１の設定部、７…第２の
設定部。
FIG. 1 is a block diagram showing one embodiment of a square wave generating circuit according to the present invention, and FIG. 2 is a timing chart for explaining the embodiment shown in FIG. 1... Counter, 2... First setting section, 7... Second setting section.
Claims (1)
有するカウンタと、該カウンタのロード時の初期
値を設定する第１の設定部と、上記カウンタがロ
ード状態になをタイミングを設定する第２の設定
部とを具備し、上記カウンタからの出力値が上記
、第２の設定部で設定した値と等しくなつた時に
、上記第１の設定部で設定した値を初期値として
上記カウンタにロードし、かつ、上記カウンタの
最終出力端子から方形波出力を取り出すことを特
徴とする方形波発生回路。 A counter having a load terminal that operates based on a reference clock, a first setting section that sets an initial value for loading the counter, and a second setting section that sets the timing when the counter is in a loading state. loading the value set in the first setting unit into the counter as an initial value when the output value from the counter becomes equal to the value set in the second setting unit, and A square wave generation circuit characterized in that a square wave output is taken out from a final output terminal of the counter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17176084U JPS6188342U (en) | 1984-11-13 | 1984-11-13 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17176084U JPS6188342U (en) | 1984-11-13 | 1984-11-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6188342U true JPS6188342U (en) | 1986-06-09 |
Family
ID=30729439
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17176084U Pending JPS6188342U (en) | 1984-11-13 | 1984-11-13 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6188342U (en) |
-
1984
- 1984-11-13 JP JP17176084U patent/JPS6188342U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59182747U (en) | interface circuit | |
| JPS6188342U (en) | ||
| JPS6356826U (en) | ||
| JPS62203519U (en) | ||
| JPS60114434U (en) | Pulse generation circuit | |
| JPH0249224U (en) | ||
| JPS60116549U (en) | Main/slave computer synchronization device | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS6175638U (en) | ||
| JPS59118007U (en) | Output circuit | |
| JPH048538U (en) | ||
| JPS62201532U (en) | ||
| JPS633629U (en) | ||
| JPS62127671U (en) | ||
| JPS62197094U (en) | ||
| JPH021923U (en) | ||
| JPH0163224U (en) | ||
| JPS58101232U (en) | microcomputer | |
| JPS62159027U (en) | ||
| JPH021927U (en) | ||
| JPS63184497U (en) | ||
| JPH02148474U (en) | ||
| JPS6155727U (en) | ||
| JPS60112861U (en) | Linear function generator | |
| JPS61119430U (en) |