JPH021927U - - Google Patents
Info
- Publication number
- JPH021927U JPH021927U JP8080288U JP8080288U JPH021927U JP H021927 U JPH021927 U JP H021927U JP 8080288 U JP8080288 U JP 8080288U JP 8080288 U JP8080288 U JP 8080288U JP H021927 U JPH021927 U JP H021927U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- state
- output
- digital circuit
- digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Logic Circuits (AREA)
Description
第1図はこの考案の一実施例によるデイジタル
回路の回路図、第2図は第1図の入出力端子の波
形図、第3図は従来のデイジタル回路の回路図、
第4図は第3図の入出力端子の波形図である。
図において、1は入力端子、2は出力端子、3
は出力制御用入力端子、4は可変形遅延回路を示
す。なお、図中、同一符号は同一、または相当部
分を示す。
FIG. 1 is a circuit diagram of a digital circuit according to an embodiment of this invention, FIG. 2 is a waveform diagram of the input/output terminals of FIG. 1, and FIG. 3 is a circuit diagram of a conventional digital circuit.
FIG. 4 is a waveform diagram of the input/output terminals of FIG. 3. In the figure, 1 is an input terminal, 2 is an output terminal, and 3 is an input terminal.
4 indicates an input terminal for output control, and 4 indicates a variable delay circuit. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.
Claims (1)
力制御用遅延回路を追加することにより3ステイ
ト状態での出力を接続される外部回路に合せて自
由に設定できるようにしたことを特徴とするデイ
ジタル回路。 A digital circuit characterized in that an output control delay circuit is added to a digital circuit having a 3-state output circuit so that the output in the 3-state state can be freely set according to a connected external circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8080288U JPH021927U (en) | 1988-06-17 | 1988-06-17 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8080288U JPH021927U (en) | 1988-06-17 | 1988-06-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH021927U true JPH021927U (en) | 1990-01-09 |
Family
ID=31305620
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8080288U Pending JPH021927U (en) | 1988-06-17 | 1988-06-17 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH021927U (en) |
-
1988
- 1988-06-17 JP JP8080288U patent/JPH021927U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH021927U (en) | ||
JPS607156U (en) | mass marker circuit | |
JPS61103969U (en) | ||
JPS62169831U (en) | ||
JPS61112459U (en) | ||
JPS62100725U (en) | ||
JPS5927632U (en) | A/D converter | |
JPH0163224U (en) | ||
JPH0273884U (en) | ||
JPS643329U (en) | ||
JPS621430U (en) | ||
JPS59182797U (en) | alarm circuit | |
JPS5854132U (en) | hysteresis circuit | |
JPH0222533U (en) | ||
JPS61171309U (en) | ||
JPH01177612U (en) | ||
JPS645534U (en) | ||
JPS63134505U (en) | ||
JPH0284405U (en) | ||
JPS6421405U (en) | ||
JPH0365976U (en) | ||
JPH01142224U (en) | ||
JPS61195127U (en) | ||
JPH0237247U (en) | ||
JPH01169822U (en) |