JPS6173197U - - Google Patents
Info
- Publication number
- JPS6173197U JPS6173197U JP15745084U JP15745084U JPS6173197U JP S6173197 U JPS6173197 U JP S6173197U JP 15745084 U JP15745084 U JP 15745084U JP 15745084 U JP15745084 U JP 15745084U JP S6173197 U JPS6173197 U JP S6173197U
- Authority
- JP
- Japan
- Prior art keywords
- capacitor
- time
- discharging
- circuit
- charge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims description 7
- 238000007599 discharging Methods 0.000 claims 5
- 230000015572 biosynthetic process Effects 0.000 claims 1
- 230000008034 disappearance Effects 0.000 claims 1
- 239000000284 extract Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
Description
第１図は本考案回路の一実施例を示す回路系統
図、第２図は本考案回路の一実施例を示す具体的
回路図、第３図は本考案回路の他の実施例を説明
するフローチヤート、第４図は従来回路の一例を
示す回路系統図、第５図は従来回路の一例を示す
具体的回路図、第６図は第４図及び第５図の動作
説明用信号波形図である。
１…キーイングパルス入力端子、３…充放電用
コンデンサ、４…第１デイケイタイム設定電流制
限回路、５，１０…デイケイポイント設定電流シ
ンク回路、６…第２デイケイタイム設定電流制限
回路、７…ダンプタイム設定電流制限回路、８…
エンベロープ信号出力端子、Ｑ…スイツチング用
ＮＰＮトランジスタ。
Fig. 1 is a circuit diagram showing one embodiment of the circuit of the present invention, Fig. 2 is a specific circuit diagram showing one embodiment of the circuit of the present invention, and Fig. 3 explains another embodiment of the circuit of the present invention. Flowchart, FIG. 4 is a circuit system diagram showing an example of a conventional circuit, FIG. 5 is a specific circuit diagram showing an example of a conventional circuit, and FIG. 6 is a signal waveform diagram for explaining the operation of FIGS. 4 and 5. It is. DESCRIPTION OF SYMBOLS 1... Keying pulse input terminal, 3... Capacitor for charge/discharge, 4... First decay time setting current limiting circuit, 5, 10... Decay point setting current sink circuit, 6... Second decay time setting current limiting circuit, 7...Dump time setting current limit circuit, 8...
Envelope signal output terminal, Q... NPN transistor for switching.
Claims (1)
される充放電用コンデンサと、該キーイングパル
スが電源電圧として供給され、該キーイングパル
ス入来期間中は一定期間経過した時点より第１の
時定数に従つて該コンデンサの充電電荷を急速に
デイケイポイントまで放電させ、該キーイングパ
ルスの入来が消失した時は該消失時点から該コン
デンサの充電電荷を急速に放電させる第１の放電
回路と、該第１の放電回路による該デイケイポイ
ントまでの放電に引続いて第２の時定数に従つて
該コンデンサの充電電荷を緩やかに放電させる第
２の放電回路とよりなり、該コンデンサよりエン
ベロープ信号を取り出すよう構成した電子楽器の
エンベロープ形成回路。 A charging/discharging capacitor is charged for a certain period of time from the time the keying pulse arrives, and the keying pulse is supplied as a power supply voltage, and the capacitor is charged according to a first time constant from the time when a certain period of time has elapsed during the keying pulse arrival period. a first discharging circuit that rapidly discharges the charge in the capacitor to a decay point, and when the input of the keying pulse disappears, rapidly discharges the charge in the capacitor from the point of disappearance; Following the discharging to the decay point by the discharging circuit, a second discharging circuit slowly discharges the charge in the capacitor according to a second time constant, and extracts an envelope signal from the capacitor. The envelope formation circuit of the constructed electronic musical instrument.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15745084U JPS6173197U (en) | 1984-10-18 | 1984-10-18 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15745084U JPS6173197U (en) | 1984-10-18 | 1984-10-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6173197U true JPS6173197U (en) | 1986-05-17 |
Family
ID=30715443
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15745084U Pending JPS6173197U (en) | 1984-10-18 | 1984-10-18 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6173197U (en) |
-
1984
- 1984-10-18 JP JP15745084U patent/JPS6173197U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6173197U (en) | ||
| JPS57148419A (en) | Supplying circuit for clock signal | |
| JPH0311956Y2 (en) | ||
| JPH0526825Y2 (en) | ||
| JPS587725Y2 (en) | pulse delay circuit | |
| JPS6181328U (en) | ||
| JPS6214754Y2 (en) | ||
| JPS6040114U (en) | Shock noise prevention circuit | |
| JPS6037874U (en) | Pulse width to voltage converter | |
| JPS60170070U (en) | Capacitor charging/discharging engine ignition system | |
| JPS5838683Y2 (en) | Vertical blanking pulse generation circuit for television receivers | |
| JPH0582775B2 (en) | ||
| JPS6118657U (en) | Analog signal momentary interruption generation circuit | |
| JPS612741U (en) | Storage battery charge/discharge control device | |
| JPS618450U (en) | Spark discharge frequency counter device | |
| JPS601041U (en) | Power supply control circuit | |
| JPS59119643U (en) | Pulse generation circuit for initial setting | |
| JPS6214866U (en) | ||
| JPS6183340U (en) | ||
| JPS6077115U (en) | Muting drive circuit | |
| JPS62105628U (en) | ||
| JPS6361821U (en) | ||
| JPS6284229U (en) | ||
| JPS6183339U (en) | ||
| JPS59164946U (en) | power control device |