JPS6167987A - 半田デイツプ方法 - Google Patents

半田デイツプ方法

Info

Publication number
JPS6167987A
JPS6167987A JP18960584A JP18960584A JPS6167987A JP S6167987 A JPS6167987 A JP S6167987A JP 18960584 A JP18960584 A JP 18960584A JP 18960584 A JP18960584 A JP 18960584A JP S6167987 A JPS6167987 A JP S6167987A
Authority
JP
Japan
Prior art keywords
solder
dipping
semiconductor device
electronic component
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18960584A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0469430B2 (enrdf_load_stackoverflow
Inventor
古川　道明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Renesas Eastern Japan Semiconductor Inc
Original Assignee
Hitachi Tokyo Electronics Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Tokyo Electronics Co Ltd, Hitachi Ltd filed Critical Hitachi Tokyo Electronics Co Ltd
Priority to JP18960584A priority Critical patent/JPS6167987A/ja
Publication of JPS6167987A publication Critical patent/JPS6167987A/ja
Publication of JPH0469430B2 publication Critical patent/JPH0469430B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP18960584A 1984-09-12 1984-09-12 半田デイツプ方法 Granted JPS6167987A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18960584A JPS6167987A (ja) 1984-09-12 1984-09-12 半田デイツプ方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18960584A JPS6167987A (ja) 1984-09-12 1984-09-12 半田デイツプ方法

Publications (2)

Publication Number Publication Date
JPS6167987A true JPS6167987A (ja) 1986-04-08
JPH0469430B2 JPH0469430B2 (enrdf_load_stackoverflow) 1992-11-06

Family

ID=16244105

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18960584A Granted JPS6167987A (ja) 1984-09-12 1984-09-12 半田デイツプ方法

Country Status (1)

Country Link
JP (1) JPS6167987A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58112355A (ja) * 1981-12-26 1983-07-04 Fujitsu Ltd 電子部品における予備半田付け方法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58112355A (ja) * 1981-12-26 1983-07-04 Fujitsu Ltd 電子部品における予備半田付け方法

Also Published As

Publication number Publication date
JPH0469430B2 (enrdf_load_stackoverflow) 1992-11-06

Similar Documents

Publication Publication Date Title
US3359132A (en) Method of coating circuit paths on printed circuit boards with solder
JPS6167987A (ja) 半田デイツプ方法
US4676426A (en) Solder leveling technique
JPS58158992A (ja) 半田処理方法
JPH02244792A (ja) 電子部品の樹脂コーティング方法
JPH0574998A (ja) はんだ付け方法および装置
JPH02117198A (ja) 混成集積回路の実装方法
JPS5975690A (ja) 印刷配線板への電子部品の実装方法
JPH057077A (ja) 半田付け方法
JPS59206155A (ja) はんだ処理を施す方法
JPH05190729A (ja) 半導体装置
JPH0714956A (ja) 電子部品の半田付け方法
JPS6214686Y2 (enrdf_load_stackoverflow)
JP2587561Y2 (ja) 電子部品の実装方法
JPH0756911B2 (ja) 混成集積回路装置の製造方法
JPS6138639B2 (enrdf_load_stackoverflow)
JPS588944B2 (ja) 電気部品のハンダ付け方法
JPH04271191A (ja) 半導体装置の製造方法
JPS6183091A (ja) 樹脂外装型電子部品の製造方法
JPS6345844A (ja) 半田処理用治具
JPS6331196A (ja) 基板のハンダ付け方法
JPH05134000A (ja) 電子部品に対する熱衝撃付与方法
JPS6295897A (ja) 回路基板保護ケ−ス
JPS5813266B2 (ja) はんだつららの除去方法
JPH07154037A (ja) プリント基板におけるショートランド構造