JPS6167321A - ジヨセフソンad変換回路 - Google Patents

ジヨセフソンad変換回路

Info

Publication number
JPS6167321A
JPS6167321A JP19037484A JP19037484A JPS6167321A JP S6167321 A JPS6167321 A JP S6167321A JP 19037484 A JP19037484 A JP 19037484A JP 19037484 A JP19037484 A JP 19037484A JP S6167321 A JPS6167321 A JP S6167321A
Authority
JP
Japan
Prior art keywords
control
current
line
lines
bias current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19037484A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0573089B2 (enrdf_load_stackoverflow
Inventor
Takuji Nakanishi
中西 卓二
Haruo Yoshikiyo
吉清 治夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP19037484A priority Critical patent/JPS6167321A/ja
Publication of JPS6167321A publication Critical patent/JPS6167321A/ja
Publication of JPH0573089B2 publication Critical patent/JPH0573089B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)
JP19037484A 1984-09-11 1984-09-11 ジヨセフソンad変換回路 Granted JPS6167321A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19037484A JPS6167321A (ja) 1984-09-11 1984-09-11 ジヨセフソンad変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19037484A JPS6167321A (ja) 1984-09-11 1984-09-11 ジヨセフソンad変換回路

Publications (2)

Publication Number Publication Date
JPS6167321A true JPS6167321A (ja) 1986-04-07
JPH0573089B2 JPH0573089B2 (enrdf_load_stackoverflow) 1993-10-13

Family

ID=16257113

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19037484A Granted JPS6167321A (ja) 1984-09-11 1984-09-11 ジヨセフソンad変換回路

Country Status (1)

Country Link
JP (1) JPS6167321A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4879488A (en) * 1988-05-06 1989-11-07 Trw Inc. Vernier for superconducting analog-to-digital converter

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4879488A (en) * 1988-05-06 1989-11-07 Trw Inc. Vernier for superconducting analog-to-digital converter

Also Published As

Publication number Publication date
JPH0573089B2 (enrdf_load_stackoverflow) 1993-10-13

Similar Documents

Publication Publication Date Title
DE68914322T2 (de) Dynamische Rückkopplungsvorrichtung für einen Verschleierungsschlüsselgenerator.
DE69128910T2 (de) Digital-Analogwandler mit Wandlungsfehlerskompensation
US5105376A (en) Linear feedback shift registers
DE68927472T2 (de) Hochgeschwindigkeitsschalter, z.B. für ein optisches Nachrichtensystem
CN100463358C (zh) 可编程分频电路,分频方法,高速线性反馈移位寄存器及其形成方法
NL8802428A (nl) Digitaal-naar-analoog omzetter met schakelwerkingscompensatie.
JPS6188619A (ja) D‐a変換器
JPS6167321A (ja) ジヨセフソンad変換回路
CN100533986C (zh) 数字到模拟转换器的解码器
DE60124812T2 (de) Analog-Digital-Wandler nach dem Parallelverfahren
JPH10505992A (ja) ディジタルnビットグレイ符号発生用アナログ−ディジタル変換器
JPH0222409B2 (enrdf_load_stackoverflow)
JPS60136421A (ja) 分周器用半導体回路
Peterson Generation of Walsh functions
JPH01109924A (ja) デジタル・アナログ変換器
CN111610951A (zh) Mos管输出编辑传输型多进制及十进制位权加法器
US4334213A (en) Circuit for addressing binarily addressable memories with BCD addresses
Peirce Cyclic solutions of the school-girl puzzle
JPH01165212A (ja) 多ビット並列ディジタル信号回路用のインピーダンス変換回路
Chrzanowska-Jeske et al. AND/EXOR-based regular function representation
JPS5912211B2 (ja) マスタスレイブ型フリツプフロツプ回路
JPS59158190A (ja) 時間スイツチ回路
RU2012135C1 (ru) Преобразователь кодов
Valenciano Dominance of weighted nested split graph networks in connections models
SU1545216A1 (ru) Устройство дл суммировани М-чисел