JPS6156548B2 - - Google Patents

Info

Publication number
JPS6156548B2
JPS6156548B2 JP10205180A JP10205180A JPS6156548B2 JP S6156548 B2 JPS6156548 B2 JP S6156548B2 JP 10205180 A JP10205180 A JP 10205180A JP 10205180 A JP10205180 A JP 10205180A JP S6156548 B2 JPS6156548 B2 JP S6156548B2
Authority
JP
Japan
Prior art keywords
register
mask
output
vector
scalar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP10205180A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5727365A (en
Inventor
Masanori Mogi
Shigeaki Okuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10205180A priority Critical patent/JPS5727365A/ja
Publication of JPS5727365A publication Critical patent/JPS5727365A/ja
Publication of JPS6156548B2 publication Critical patent/JPS6156548B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP10205180A 1980-07-25 1980-07-25 Scalar readout control system of vector register Granted JPS5727365A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10205180A JPS5727365A (en) 1980-07-25 1980-07-25 Scalar readout control system of vector register

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10205180A JPS5727365A (en) 1980-07-25 1980-07-25 Scalar readout control system of vector register

Publications (2)

Publication Number Publication Date
JPS5727365A JPS5727365A (en) 1982-02-13
JPS6156548B2 true JPS6156548B2 (enExample) 1986-12-03

Family

ID=14316959

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10205180A Granted JPS5727365A (en) 1980-07-25 1980-07-25 Scalar readout control system of vector register

Country Status (1)

Country Link
JP (1) JPS5727365A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03130536U (enExample) * 1990-04-13 1991-12-27

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59174975A (ja) * 1983-03-25 1984-10-03 Fujitsu Ltd レジスタ・アクセス制御方式
JPH04116589U (ja) * 1991-03-29 1992-10-19 積水化学工業株式会社 障子用組子相互の結合構造とその結合構造に用いる結合部材

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03130536U (enExample) * 1990-04-13 1991-12-27

Also Published As

Publication number Publication date
JPS5727365A (en) 1982-02-13

Similar Documents

Publication Publication Date Title
US3659275A (en) Memory correction redundancy system
CA1205207A (en) Bidirectional data byte aligner
JPS6141026B2 (enExample)
JPH0346850B2 (enExample)
US4525776A (en) Arithmetic logic unit arranged for manipulating bits
JPS6156548B2 (enExample)
US4037212A (en) Information processing system
JPS6215899B2 (enExample)
JPH0640303B2 (ja) デ−タ処理装置
JPS6148735B2 (enExample)
JPS60110036A (ja) 配列要素の最大値および最大要素の要素番号を求める方法
JPH01276496A (ja) 冗長回路
JP3375657B2 (ja) 命令コード発行方法
JPS5925251B2 (ja) マイクロプログラム制御式電子計算機における演算制御信号の作成方式
KR860000632B1 (ko) 표시장치(表示裂置)
JPS6124728B2 (enExample)
JPS586970B2 (ja) Ｒｏｍアドレスのシ−ケンス制御方式
JP2833902B2 (ja) ビットマップ表示装置の表示アトリビュート制御回路
JPS6150336B2 (enExample)
JPS6131490B2 (enExample)
JPS58142446A (ja) デ−タ処理装置
JPS58146081A (ja) メモリ入出力回路
JPS6112579B2 (enExample)
JPS58162125A (ja) コ−ド変換装置
JPH02136921A (ja) レジスタアクセス方式