JPS6153747B2 - - Google Patents

Info

Publication number
JPS6153747B2
JPS6153747B2 JP55105503A JP10550380A JPS6153747B2 JP S6153747 B2 JPS6153747 B2 JP S6153747B2 JP 55105503 A JP55105503 A JP 55105503A JP 10550380 A JP10550380 A JP 10550380A JP S6153747 B2 JPS6153747 B2 JP S6153747B2
Authority
JP
Japan
Prior art keywords
memory
access request
memory access
access
directory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55105503A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5733471A (en
Inventor
Haruhiko Tsunoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10550380A priority Critical patent/JPS5733471A/ja
Publication of JPS5733471A publication Critical patent/JPS5733471A/ja
Publication of JPS6153747B2 publication Critical patent/JPS6153747B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP10550380A 1980-07-31 1980-07-31 Memory access control system for multiprocessor Granted JPS5733471A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10550380A JPS5733471A (en) 1980-07-31 1980-07-31 Memory access control system for multiprocessor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10550380A JPS5733471A (en) 1980-07-31 1980-07-31 Memory access control system for multiprocessor

Publications (2)

Publication Number Publication Date
JPS5733471A JPS5733471A (en) 1982-02-23
JPS6153747B2 true JPS6153747B2 (enrdf_load_html_response) 1986-11-19

Family

ID=14409396

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10550380A Granted JPS5733471A (en) 1980-07-31 1980-07-31 Memory access control system for multiprocessor

Country Status (1)

Country Link
JP (1) JPS5733471A (enrdf_load_html_response)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59200366A (ja) * 1983-04-26 1984-11-13 Nec Corp ロツク制御方式
US6112287A (en) 1993-03-01 2000-08-29 Busless Computers Sarl Shared memory multiprocessor system using a set of serial links as processors-memory switch
US4975931A (en) * 1988-12-19 1990-12-04 Hughes Aircraft Company High speed programmable divider
US5197139A (en) * 1990-04-05 1993-03-23 International Business Machines Corporation Cache management for multi-processor systems utilizing bulk cross-invalidate
US5339397A (en) * 1990-10-12 1994-08-16 International Business Machines Corporation Hardware primary directory lock

Also Published As

Publication number Publication date
JPS5733471A (en) 1982-02-23

Similar Documents

Publication Publication Date Title
US6122712A (en) Cache coherency controller of cache memory for maintaining data anti-dependence when threads are executed in parallel
US4481573A (en) Shared virtual address translation unit for a multiprocessor system
US5490253A (en) Multiprocessor system using odd/even data buses with a timeshared address bus
US5598550A (en) Cache controller for processing simultaneous cache accesses
EP0142820B1 (en) Method of controlling multiprocessing system and hardware arrangement for accomplishing the method
US4851991A (en) Central processor unit for digital data processing system including write buffer management mechanism
KR100293594B1 (ko) 공유메모리로의배타적액세스를실행하는멀티프로세서시스템
JPS59180767A (ja) 直列化装置
JPH0664567B2 (ja) 多重プロセッサシステム
JP2561261B2 (ja) バッファ記憶アクセス方法
JPS6153747B2 (enrdf_load_html_response)
JP2002202960A (ja) データ処理方法および装置
JP2813182B2 (ja) マルチプロセッサコンピュータ複合装置
JP3381079B2 (ja) キャッシュメモリを用いた排他制御システム
JPH0330175B2 (enrdf_load_html_response)
JP3226557B2 (ja) マルチプロセッサシステム
JPH05257903A (ja) マルチプロセッサシステム
JPS5858666A (ja) デ−タ処理装置
JPH0715667B2 (ja) データ処理装置
KR950013116B1 (ko) 타이콤(ticom) 시스템의 록킹 장치와 록킹 제어 방법
JPH03271859A (ja) 情報処理装置
JPH04163658A (ja) システムバス制御方法
JPH01280858A (ja) 主記憶装置のロック制御方式
JP2001125880A (ja) リアルタイムマルチプロセッサシステム
JPH0528090A (ja) メモリ制御装置