JPS6150348B2 - - Google Patents
Info
- Publication number
- JPS6150348B2 JPS6150348B2 JP57101916A JP10191682A JPS6150348B2 JP S6150348 B2 JPS6150348 B2 JP S6150348B2 JP 57101916 A JP57101916 A JP 57101916A JP 10191682 A JP10191682 A JP 10191682A JP S6150348 B2 JPS6150348 B2 JP S6150348B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- reference bit
- bit
- bits
- main memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000010365 information processing Effects 0.000 claims description 9
- 238000000034 method Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57101916A JPS58218092A (ja) | 1982-06-14 | 1982-06-14 | 情報処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57101916A JPS58218092A (ja) | 1982-06-14 | 1982-06-14 | 情報処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58218092A JPS58218092A (ja) | 1983-12-19 |
| JPS6150348B2 true JPS6150348B2 (cs) | 1986-11-04 |
Family
ID=14313228
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57101916A Granted JPS58218092A (ja) | 1982-06-14 | 1982-06-14 | 情報処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58218092A (cs) |
-
1982
- 1982-06-14 JP JP57101916A patent/JPS58218092A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58218092A (ja) | 1983-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5230045A (en) | Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus | |
| US3761881A (en) | Translation storage scheme for virtual memory system | |
| CA2021272C (en) | Associative map with least recently used (lru) replacement | |
| JPH0531776B2 (cs) | ||
| JP2818415B2 (ja) | バッファ記憶装置 | |
| JPS61114353A (ja) | 要求時ペ−ジングメモリを有するデジタルデ−タ処理システムのアクセス照合構成体 | |
| US5293622A (en) | Computer system with input/output cache | |
| KR960008320B1 (ko) | 어드레스 변환장치 및 어드레스 변환방법 | |
| JPS6150348B2 (cs) | ||
| JP3262182B2 (ja) | キャッシュメモリ方式及びマイクロプロセッサ装置 | |
| JPS6150349B2 (cs) | ||
| GB2037466A (en) | Computer with cache memory | |
| JPS6015971B2 (ja) | 緩衝記憶装置 | |
| JPS6398749A (ja) | デ−タ処理装置 | |
| KR920005296B1 (ko) | 정보처리장치 | |
| JPS5922315B2 (ja) | バツフア記憶制御方式 | |
| JP3564343B2 (ja) | キャッシュバイパス時のデータ転送装置と方法 | |
| JP2703255B2 (ja) | キャッシュメモリ書込み装置 | |
| JP2988048B2 (ja) | 辞書情報常駐アクセス装置 | |
| JPS59218692A (ja) | ロジカルバツフア記憶制御方式 | |
| JP2564377B2 (ja) | キャッシュメモリを備えた情報処理装置 | |
| JP3047992B2 (ja) | 主記憶キー制御方法 | |
| JPH0210448A (ja) | キャッシュメモリシステム | |
| JPH0440537A (ja) | データ管理方式 | |
| JPH0795310B2 (ja) | キャッシュ・メモリ |