JPS6150335B2 - - Google Patents
Info
- Publication number
- JPS6150335B2 JPS6150335B2 JP56069234A JP6923481A JPS6150335B2 JP S6150335 B2 JPS6150335 B2 JP S6150335B2 JP 56069234 A JP56069234 A JP 56069234A JP 6923481 A JP6923481 A JP 6923481A JP S6150335 B2 JPS6150335 B2 JP S6150335B2
- Authority
- JP
- Japan
- Prior art keywords
- bit
- signal
- bits
- result
- multiplication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
- G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers
Landscapes
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Filters That Use Time-Delay Elements (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56069234A JPS57182845A (en) | 1981-05-08 | 1981-05-08 | Digital multiplying circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56069234A JPS57182845A (en) | 1981-05-08 | 1981-05-08 | Digital multiplying circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57182845A JPS57182845A (en) | 1982-11-10 |
JPS6150335B2 true JPS6150335B2 (enrdf_load_stackoverflow) | 1986-11-04 |
Family
ID=13396838
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56069234A Granted JPS57182845A (en) | 1981-05-08 | 1981-05-08 | Digital multiplying circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57182845A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2544326B2 (ja) * | 1984-11-14 | 1996-10-16 | ソニー株式会社 | ディジタルフィルタ |
-
1981
- 1981-05-08 JP JP56069234A patent/JPS57182845A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57182845A (en) | 1982-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5553012A (en) | Exponentiation circuit utilizing shift means and method of using same | |
EP0472139A2 (en) | A floating-point processor | |
US4583180A (en) | Floating point/logarithmic conversion system | |
JPH07182141A (ja) | 演算装置及び演算方法 | |
US6370556B1 (en) | Method and arrangement in a transposed digital FIR filter for multiplying a binary input signal with tap coefficients and a method for designing a transposed digital filter | |
EP0416308A2 (en) | Rectangular array signed digit multiplier | |
JP2001222410A (ja) | 除算器 | |
JPS6150335B2 (enrdf_load_stackoverflow) | ||
JPH0566921A (ja) | データシフト回路 | |
US5463571A (en) | Multi-nary OR logic device | |
US4737925A (en) | Method and apparatus for minimizing a memory table for use with nonlinear monotonic arithmetic functions | |
RU2136041C1 (ru) | Устройство для вычисления элементарных функций таблично-алгоритмическим методом | |
JP3071607B2 (ja) | 乗算回路 | |
KR100309520B1 (ko) | 라운드오프기능을갖는승산방법및승산회로 | |
JP2508286B2 (ja) | 平方根演算装置 | |
US6360242B1 (en) | Summing circuit with high precision | |
JPH0225924A (ja) | 浮動小数点演算処理装置 | |
JPS6363130B2 (enrdf_load_stackoverflow) | ||
JP3105577B2 (ja) | 分割積型乗算装置 | |
JPH0451857B2 (enrdf_load_stackoverflow) | ||
KR100270814B1 (ko) | 자리이동-가산기를 이용한 필터링계수구현방법 및 장치 | |
SU881741A1 (ru) | Цифровой логарифмический преобразователь | |
JPS61258521A (ja) | デイジタルフイルタ− | |
SU676986A1 (ru) | Цифровой функциональный преобразователь | |
JP3078696B2 (ja) | 逆数演算装置 |