JPS6148784B2 - - Google Patents

Info

Publication number
JPS6148784B2
JPS6148784B2 JP56031448A JP3144881A JPS6148784B2 JP S6148784 B2 JPS6148784 B2 JP S6148784B2 JP 56031448 A JP56031448 A JP 56031448A JP 3144881 A JP3144881 A JP 3144881A JP S6148784 B2 JPS6148784 B2 JP S6148784B2
Authority
JP
Japan
Prior art keywords
region
layer
forming
oxide layer
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56031448A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56142667A (en
Inventor
Tsuon Hoongu Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS56142667A publication Critical patent/JPS56142667A/ja
Publication of JPS6148784B2 publication Critical patent/JPS6148784B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H10W20/069—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00—Bipolar junction transistors [BJT]
    • H10D10/01—Manufacture or treatment
    • H10D10/051—Manufacture or treatment of vertical BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00—Bipolar junction transistors [BJT]
    • H10D10/40—Vertical BJTs
    • H10D10/441—Vertical BJTs having an emitter-base junction ending at a main surface of the body and a base-collector junction ending at a lateral surface of the body
    • H10P76/40—
    • H10W10/0143—
    • H10W10/0145—
    • H10W10/17—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/131—Reactive ion etching rie

Landscapes

  • Bipolar Transistors (AREA)
  • Element Separation (AREA)
JP3144881A 1980-03-13 1981-03-06 Semiconductor device Granted JPS56142667A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/129,928 US4318751A (en) 1980-03-13 1980-03-13 Self-aligned process for providing an improved high performance bipolar transistor

Publications (2)

Publication Number Publication Date
JPS56142667A JPS56142667A (en) 1981-11-07
JPS6148784B2 true JPS6148784B2 (index.php) 1986-10-25

Family

ID=22442253

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3144881A Granted JPS56142667A (en) 1980-03-13 1981-03-06 Semiconductor device

Country Status (4)

Country Link
US (1) US4318751A (index.php)
EP (1) EP0036082B1 (index.php)
JP (1) JPS56142667A (index.php)
DE (1) DE3167670D1 (index.php)

Families Citing this family (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4339767A (en) * 1980-05-05 1982-07-13 International Business Machines Corporation High performance PNP and NPN transistor structure
US4400865A (en) * 1980-07-08 1983-08-30 International Business Machines Corporation Self-aligned metal process for integrated circuit metallization
US4691219A (en) * 1980-07-08 1987-09-01 International Business Machines Corporation Self-aligned polysilicon base contact structure
US4378627A (en) * 1980-07-08 1983-04-05 International Business Machines Corporation Self-aligned metal process for field effect transistor integrated circuits using polycrystalline silicon gate electrodes
US4758528A (en) * 1980-07-08 1988-07-19 International Business Machines Corporation Self-aligned metal process for integrated circuit metallization
US4394196A (en) * 1980-07-16 1983-07-19 Tokyo Shibaura Denki Kabushiki Kaisha Method of etching, refilling and etching dielectric grooves for isolating micron size device regions
JPS5743438A (en) * 1980-08-29 1982-03-11 Toshiba Corp Semiconductor device and manufacture thereof
JPS5758356A (en) * 1980-09-26 1982-04-08 Toshiba Corp Manufacture of semiconductor device
US4415371A (en) * 1980-12-29 1983-11-15 Rockwell International Corporation Method of making sub-micron dimensioned NPN lateral transistor
US4484211A (en) * 1981-02-04 1984-11-20 Matsushita Electric Industrial Co., Ltd. Oxide walled emitter
US4433470A (en) 1981-05-19 1984-02-28 Tokyo Shibaura Denki Kabushiki Kaisha Method for manufacturing semiconductor device utilizing selective etching and diffusion
US4465528A (en) * 1981-07-15 1984-08-14 Fujitsu Limited Method of producing a walled emitter semiconductor device
JPS5846677A (ja) * 1981-09-11 1983-03-18 Matsushita Electric Ind Co Ltd バイポ−ラトランジスタおよびその製造方法
US4491486A (en) * 1981-09-17 1985-01-01 Tokyo Shibaura Denki Kabushiki Kaisha Method for manufacturing a semiconductor device
JPS5866359A (ja) * 1981-09-28 1983-04-20 Fujitsu Ltd 半導体装置の製造方法
JPS5870570A (ja) * 1981-09-28 1983-04-27 Fujitsu Ltd 半導体装置の製造方法
US4385975A (en) * 1981-12-30 1983-05-31 International Business Machines Corp. Method of forming wide, deep dielectric filled isolation trenches in the surface of a silicon semiconductor substrate
US4624046A (en) * 1982-01-04 1986-11-25 Fairchild Camera & Instrument Corp. Oxide isolation process for standard RAM/PROM and lateral PNP cell RAM
JPS58132946A (ja) * 1982-02-03 1983-08-08 Toshiba Corp 半導体装置の製造方法
JPS58142540A (ja) * 1982-02-19 1983-08-24 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
US4569698A (en) * 1982-02-25 1986-02-11 Raytheon Company Method of forming isolated device regions by selective successive etching of composite masking layers and semiconductor material prior to ion implantation
JPS5927542A (ja) * 1982-08-06 1984-02-14 Nippon Telegr & Teleph Corp <Ntt> 半導体装置の製造方法
JPS5958838A (ja) * 1982-09-29 1984-04-04 Hitachi Ltd 半導体装置
JPS5978542A (ja) * 1982-10-27 1984-05-07 Nippon Telegr & Teleph Corp <Ntt> 半導体装置の製造方法
US4573256A (en) * 1983-08-26 1986-03-04 International Business Machines Corporation Method for making a high performance transistor integrated circuit
US4771328A (en) * 1983-10-13 1988-09-13 International Business Machine Corporation Semiconductor device and process
US4534826A (en) * 1983-12-29 1985-08-13 Ibm Corporation Trench etch process for dielectric isolation
JPS60258964A (ja) * 1984-06-06 1985-12-20 Hitachi Ltd 半導体装置の製造方法
US4574469A (en) * 1984-09-14 1986-03-11 Motorola, Inc. Process for self-aligned buried layer, channel-stop, and isolation
US4583282A (en) * 1984-09-14 1986-04-22 Motorola, Inc. Process for self-aligned buried layer, field guard, and isolation
JPS6181653A (ja) * 1984-09-28 1986-04-25 Nec Corp 半導体装置の自己整合誘電体分離方法
JPH0719838B2 (ja) * 1985-07-19 1995-03-06 松下電器産業株式会社 半導体装置およびその製造方法
US4662064A (en) * 1985-08-05 1987-05-05 Rca Corporation Method of forming multi-level metallization
GB2179201B (en) * 1985-08-14 1990-01-17 Mitsubishi Electric Corp Method for fabricating a semiconductor device
US4654120A (en) * 1985-10-31 1987-03-31 International Business Machines Corporation Method of making a planar trench semiconductor structure
US4766090A (en) * 1986-04-21 1988-08-23 American Telephone And Telegraph Company, At&T Bell Laboratories Methods for fabricating latchup-preventing CMOS device
EP0246682A1 (en) * 1986-04-23 1987-11-25 Koninklijke Philips Electronics N.V. Method of manufacturing a semiconductor device comprising an electrode made of polycrystalline silicon
JPS62290173A (ja) * 1986-06-09 1987-12-17 Oki Electric Ind Co Ltd 半導体集積回路装置の製造方法
US4745087A (en) * 1987-01-13 1988-05-17 Advanced Micro Devices, Inc. Method of making fully self-aligned bipolar transistor involving a polysilicon collector contact formed in a slot with an oxide sidewall
US4933295A (en) * 1987-05-08 1990-06-12 Raytheon Company Method of forming a bipolar transistor having closely spaced device regions
USH763H (en) 1987-09-02 1990-04-03 Bell Telephone Laboratories, Incorporated Submicron bipolar transistor with edge contacts
US4800171A (en) * 1987-10-02 1989-01-24 Advanced Micro Devices, Inc. Method for making bipolar and CMOS integrated circuit structures
US5010039A (en) * 1989-05-15 1991-04-23 Ku San Mei Method of forming contacts to a semiconductor device
US5340755A (en) * 1989-09-08 1994-08-23 Siemens Aktiegensellschaft Method of making planar heterobipolar transistor having trenched isolation of the collector terminal
US5137840A (en) * 1990-10-24 1992-08-11 International Business Machines Corporation Vertical bipolar transistor with recessed epitaxially grown intrinsic base region
US5651855A (en) * 1992-07-28 1997-07-29 Micron Technology, Inc. Method of making self aligned contacts to silicon substrates during the manufacture of integrated circuits
US5294558A (en) * 1993-06-01 1994-03-15 International Business Machines Corporation Method of making double-self-aligned bipolar transistor structure
US5604159A (en) 1994-01-31 1997-02-18 Motorola, Inc. Method of making a contact structure
US6919260B1 (en) * 1995-11-21 2005-07-19 Kabushiki Kaisha Toshiba Method of manufacturing a substrate having shallow trench isolation
KR0171000B1 (ko) * 1995-12-15 1999-02-01 양승택 자동 정의된 베이스 전극을 갖는 바이폴라 트랜지스터 구조 및 그 제조방법
US5814547A (en) * 1997-10-06 1998-09-29 Industrial Technology Research Institute Forming different depth trenches simultaneously by microloading effect
US6300183B1 (en) * 1999-03-19 2001-10-09 Microchip Technology Incorporated Independently programmable memory segments within a PMOS electrically erasable programmable read only memory array achieved by N-well separation and method therefor
US6420757B1 (en) 1999-09-14 2002-07-16 Vram Technologies, Llc Semiconductor diodes having low forward conduction voltage drop, low reverse current leakage, and high avalanche energy capability
US6433370B1 (en) 2000-02-10 2002-08-13 Vram Technologies, Llc Method and apparatus for cylindrical semiconductor diodes
US6358785B1 (en) * 2000-06-06 2002-03-19 Lucent Technologies, Inc. Method for forming shallow trench isolation structures
US6580150B1 (en) 2000-11-13 2003-06-17 Vram Technologies, Llc Vertical junction field effect semiconductor diodes
US6271068B1 (en) * 2001-01-08 2001-08-07 Taiwan Semiconductor Manufacturing Company Method for making improved polysilicon emitters for bipolar transistors on BiCMOS integrated circuits
NZ510554A (en) 2001-03-15 2003-08-29 Univ Massey Rechargeable zinc electrode comprising a zinc salt and a derivative of a fatty acid or alkyl sulfonic acid
US6537921B2 (en) 2001-05-23 2003-03-25 Vram Technologies, Llc Vertical metal oxide silicon field effect semiconductor diodes
WO2003026018A1 (en) * 2001-09-18 2003-03-27 Matsushita Electric Industrial Co., Ltd. Semiconductor device and production method therefor
US6972472B1 (en) 2002-04-02 2005-12-06 Fairchild Semiconductor Corporation Quasi self-aligned single polysilicon bipolar active device with intentional emitter window undercut
US6958275B2 (en) * 2003-03-11 2005-10-25 Integrated Discrete Devices, Llc MOSFET power transistors and methods
US7772653B1 (en) 2004-02-11 2010-08-10 National Semiconductor Corporation Semiconductor apparatus comprising bipolar transistors and metal oxide semiconductor transistors
US9219056B2 (en) * 2012-03-27 2015-12-22 International Business Machines Corporation Passive devices for FinFET integrated circuit technologies

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3600651A (en) * 1969-12-08 1971-08-17 Fairchild Camera Instr Co Bipolar and field-effect transistor using polycrystalline epitaxial deposited silicon
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure
US3940288A (en) * 1973-05-16 1976-02-24 Fujitsu Limited Method of making a semiconductor device
US3976524A (en) * 1974-06-17 1976-08-24 Ibm Corporation Planarization of integrated circuit surfaces through selective photoresist masking
US4063992A (en) * 1975-05-27 1977-12-20 Fairchild Camera And Instrument Corporation Edge etch method for producing narrow openings to the surface of materials
US4060427A (en) * 1976-04-05 1977-11-29 Ibm Corporation Method of forming an integrated circuit region through the combination of ion implantation and diffusion steps
US4103415A (en) * 1976-12-09 1978-08-01 Fairchild Camera And Instrument Corporation Insulated-gate field-effect transistor with self-aligned contact hole to source or drain
US4110125A (en) * 1977-03-03 1978-08-29 International Business Machines Corporation Method for fabricating semiconductor devices
US4104086A (en) * 1977-08-15 1978-08-01 International Business Machines Corporation Method for forming isolated regions of silicon utilizing reactive ion etching
US4139442A (en) * 1977-09-13 1979-02-13 International Business Machines Corporation Reactive ion etching method for producing deep dielectric isolation in silicon
US4160991A (en) * 1977-10-25 1979-07-10 International Business Machines Corporation High performance bipolar device and method for making same
US4159915A (en) * 1977-10-25 1979-07-03 International Business Machines Corporation Method for fabrication vertical NPN and PNP structures utilizing ion-implantation
US4157269A (en) * 1978-06-06 1979-06-05 International Business Machines Corporation Utilizing polysilicon diffusion sources and special masking techniques
US4242791A (en) * 1979-09-21 1981-01-06 International Business Machines Corporation High performance bipolar transistors fabricated by post emitter base implantation process
US4252582A (en) * 1980-01-25 1981-02-24 International Business Machines Corporation Self aligned method for making bipolar transistor having minimum base to emitter contact spacing

Also Published As

Publication number Publication date
US4318751A (en) 1982-03-09
JPS56142667A (en) 1981-11-07
EP0036082A1 (en) 1981-09-23
EP0036082B1 (en) 1984-12-12
DE3167670D1 (en) 1985-01-24

Similar Documents

Publication Publication Date Title
JPS6148784B2 (index.php)
US4333227A (en) Process for fabricating a self-aligned micrometer bipolar transistor device
US4339767A (en) High performance PNP and NPN transistor structure
US6900519B2 (en) Diffused extrinsic base and method for fabrication
US4319932A (en) Method of making high performance bipolar transistor with polysilicon base contacts
US4733287A (en) Integrated circuit structure with active elements of bipolar transistor formed in slots
US4546536A (en) Fabrication methods for high performance lateral bipolar transistors
US4381953A (en) Polysilicon-base self-aligned bipolar transistor process
US4378630A (en) Process for fabricating a high performance PNP and NPN structure
EP0137905B1 (en) Method for making lateral bipolar transistors
US4392149A (en) Bipolar transistor
JPH0253944B2 (index.php)
JPH0775236B2 (ja) バイポーラ・トランジスタの製造方法
US4303933A (en) Self-aligned micrometer bipolar transistor device and process
JPH04215469A (ja) 相補形バイポーラ・トランジスタの形成方法
US4951115A (en) Complementary transistor structure and method for manufacture
US4969026A (en) Mesa bipolar transistor with edge contacts
JPH0646638B2 (ja) 縦型バイポーラ・トランジスタ及びその製造方法
EP0147249B1 (en) Method of manufacturing transistor structures having junctions bound by insulating layers, and resulting structures
EP0354153B1 (en) Vertical bipolar transistor
US4979010A (en) VLSI self-aligned bipolar transistor
JPH0241170B2 (index.php)
US5104816A (en) Polysilicon self-aligned bipolar device including trench isolation and process of manufacturing same
US5147809A (en) Method of producing a bipolar transistor with a laterally graded emitter (LGE) employing a refill method of polycrystalline silicon
US4799099A (en) Bipolar transistor in isolation well with angled corners