JPS6145899B2 - - Google Patents

Info

Publication number
JPS6145899B2
JPS6145899B2 JP54056156A JP5615679A JPS6145899B2 JP S6145899 B2 JPS6145899 B2 JP S6145899B2 JP 54056156 A JP54056156 A JP 54056156A JP 5615679 A JP5615679 A JP 5615679A JP S6145899 B2 JPS6145899 B2 JP S6145899B2
Authority
JP
Japan
Prior art keywords
group
array
flip
bus
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54056156A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55147834A (en
Inventor
Yoshihiro Kasuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP5615679A priority Critical patent/JPS55147834A/ja
Publication of JPS55147834A publication Critical patent/JPS55147834A/ja
Publication of JPS6145899B2 publication Critical patent/JPS6145899B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Logic Circuits (AREA)
JP5615679A 1979-05-08 1979-05-08 Logical integrated circuit easy to check Granted JPS55147834A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5615679A JPS55147834A (en) 1979-05-08 1979-05-08 Logical integrated circuit easy to check

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5615679A JPS55147834A (en) 1979-05-08 1979-05-08 Logical integrated circuit easy to check

Publications (2)

Publication Number Publication Date
JPS55147834A JPS55147834A (en) 1980-11-18
JPS6145899B2 true JPS6145899B2 (enrdf_load_stackoverflow) 1986-10-11

Family

ID=13019221

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5615679A Granted JPS55147834A (en) 1979-05-08 1979-05-08 Logical integrated circuit easy to check

Country Status (1)

Country Link
JP (1) JPS55147834A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100649271B1 (ko) * 2004-08-20 2006-11-24 경원 주식회사 롤크러셔

Also Published As

Publication number Publication date
JPS55147834A (en) 1980-11-18

Similar Documents

Publication Publication Date Title
KR100234649B1 (ko) 필드 프로그래머블 게이트 어레이 및 그 테스트 방법
KR900004889B1 (ko) 테스트 패턴 제너레이터
KR960004439B1 (ko) Ic 시험장치
US8386864B2 (en) Locally synchronous shared BIST architecture for testing embedded memories with asynchronous interfaces
DE60009856T2 (de) Umkonfigurierbare integrierte schaltung mit eingebautem fehlersuchsystem für ein simulationssystem
DE3486312T2 (de) Speicher mit programmierbarer Wortlänge in einem Gatterfeld mit bidirektionaler Symmetrie.
US5218245A (en) Programmable neural logic device
US4740919A (en) Electrically programmable logic array
JPH098646A (ja) プログラマブル・アレイ相互接続ラッチ
US4933575A (en) Electric circuit interchangeable between sequential and combination circuits
US7652501B2 (en) Programmable logic device structure using third dimensional memory
JPS6364088B2 (enrdf_load_stackoverflow)
US7650545B1 (en) Programmable interconnect for reconfigurable system-on-chip
JP3597972B2 (ja) プログラマブルロジックデバイス及びその試験方法並びに試験用データ作成方法
JPS6145899B2 (enrdf_load_stackoverflow)
EP0227329A2 (en) Programmable logic device
JPS6145898B2 (enrdf_load_stackoverflow)
US4145749A (en) Log in-out system for logic apparatus
JPS6145897B2 (enrdf_load_stackoverflow)
JPH1145600A (ja) 複合データテスト回路が簡素化された半導体メモリ装置
US4538923A (en) Test circuit for watch LSI
US6680871B1 (en) Method and apparatus for testing memory embedded in mask-programmable logic device
DE69716448T2 (de) Benutzerprogrammierbares Gatterfeld mit integrierten Fehlersuchsystemen
US5826006A (en) Method and apparatus for testing the data output system of a memory system
JP2659222B2 (ja) メモリ回路