JPS6145898B2 - - Google Patents
Info
- Publication number
- JPS6145898B2 JPS6145898B2 JP54056155A JP5615579A JPS6145898B2 JP S6145898 B2 JPS6145898 B2 JP S6145898B2 JP 54056155 A JP54056155 A JP 54056155A JP 5615579 A JP5615579 A JP 5615579A JP S6145898 B2 JPS6145898 B2 JP S6145898B2
- Authority
- JP
- Japan
- Prior art keywords
- group
- array
- flip
- signal
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5615579A JPS55147833A (en) | 1979-05-08 | 1979-05-08 | Logical integrated circuit easy to check |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5615579A JPS55147833A (en) | 1979-05-08 | 1979-05-08 | Logical integrated circuit easy to check |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55147833A JPS55147833A (en) | 1980-11-18 |
| JPS6145898B2 true JPS6145898B2 (enrdf_load_stackoverflow) | 1986-10-11 |
Family
ID=13019195
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5615579A Granted JPS55147833A (en) | 1979-05-08 | 1979-05-08 | Logical integrated circuit easy to check |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55147833A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63127492U (enrdf_load_stackoverflow) * | 1987-02-13 | 1988-08-19 |
-
1979
- 1979-05-08 JP JP5615579A patent/JPS55147833A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63127492U (enrdf_load_stackoverflow) * | 1987-02-13 | 1988-08-19 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55147833A (en) | 1980-11-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR950000358B1 (ko) | 프로그램 가능 논리소자 | |
| US5140193A (en) | Programmable connector for programmable logic device | |
| US6057706A (en) | Field programmable gate array with integrated debugging facilities | |
| US5047710A (en) | System for scan testing of logic circuit networks | |
| US4855669A (en) | System for scan testing of logic circuit networks | |
| US5218245A (en) | Programmable neural logic device | |
| DE3645224C2 (enrdf_load_stackoverflow) | ||
| US5122738A (en) | Integrated circuit having logic circuits with latch elements connectable in shift register configuration for testing | |
| EP0372749B1 (en) | Semiconductor integrated circuit | |
| KR960704264A (ko) | 영역 및 범용 신호 루팅을 갖는 프로그램가능 논리 디바이스(programmable logic device with regional and universal signal routing) | |
| KR970019072A (ko) | 플립플롭회로, 스캔패스 및 기억회로(flip-flop circuit, scan path and storage circuit) | |
| DE68920908T2 (de) | Programmierbare Logik-Vorrichtung. | |
| US4933575A (en) | Electric circuit interchangeable between sequential and combination circuits | |
| US7652501B2 (en) | Programmable logic device structure using third dimensional memory | |
| US4458163A (en) | Programmable architecture logic | |
| US7650545B1 (en) | Programmable interconnect for reconfigurable system-on-chip | |
| EP0227329A2 (en) | Programmable logic device | |
| JPS6145898B2 (enrdf_load_stackoverflow) | ||
| KR870003505A (ko) | 반도체 기억장치 | |
| CA1296110C (en) | Reconfigurable register bit-slice for self-test | |
| JPS6145899B2 (enrdf_load_stackoverflow) | ||
| JPH05172907A (ja) | 集積回路を試験するための回路装置 | |
| CN100371727C (zh) | 电子电路和用于测试的方法 | |
| JPS6145897B2 (enrdf_load_stackoverflow) | ||
| JPH06511118A (ja) | マルチ共有論理アレイを備えるプログラマブル論理装置 |