JPS6364088B2 - - Google Patents
Info
- Publication number
- JPS6364088B2 JPS6364088B2 JP57125611A JP12561182A JPS6364088B2 JP S6364088 B2 JPS6364088 B2 JP S6364088B2 JP 57125611 A JP57125611 A JP 57125611A JP 12561182 A JP12561182 A JP 12561182A JP S6364088 B2 JPS6364088 B2 JP S6364088B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- data
- function
- input
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/284,431 US4458163A (en) | 1981-07-20 | 1981-07-20 | Programmable architecture logic |
US284431 | 1981-07-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5824240A JPS5824240A (ja) | 1983-02-14 |
JPS6364088B2 true JPS6364088B2 (enrdf_load_stackoverflow) | 1988-12-09 |
Family
ID=23090202
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57125611A Granted JPS5824240A (ja) | 1981-07-20 | 1982-07-19 | プログラム可能な集積回路 |
Country Status (2)
Country | Link |
---|---|
US (1) | US4458163A (enrdf_load_stackoverflow) |
JP (1) | JPS5824240A (enrdf_load_stackoverflow) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4870302A (en) * | 1984-03-12 | 1989-09-26 | Xilinx, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
USRE34363E (en) * | 1984-03-12 | 1993-08-31 | Xilinx, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
US4774421A (en) * | 1984-05-03 | 1988-09-27 | Altera Corporation | Programmable logic array device using EPROM technology |
US4684830A (en) * | 1985-03-22 | 1987-08-04 | Monolithic Memories, Inc. | Output circuit for a programmable logic array |
EP0219221B1 (en) * | 1985-09-11 | 1993-12-29 | Pilkington Micro-Electronics Limited | Semi-conductor integrated circuits |
US4771285A (en) * | 1985-11-05 | 1988-09-13 | Advanced Micro Devices, Inc. | Programmable logic cell with flexible clocking and flexible feedback |
US4701636A (en) * | 1986-05-29 | 1987-10-20 | National Semiconductor Corporation | Programming voltage control circuit for programmable array logic device |
US4725979A (en) * | 1986-12-05 | 1988-02-16 | Monolithic Memories, Inc. | Emitter coupled logic circuit having fuse programmable latch/register bypass |
US4730130A (en) * | 1987-01-05 | 1988-03-08 | Motorola, Inc. | Writable array logic |
US4783606A (en) * | 1987-04-14 | 1988-11-08 | Erich Goetting | Programming circuit for programmable logic array I/O cell |
US4839851A (en) * | 1987-07-13 | 1989-06-13 | Idaho Research Foundation, Inc. | Programmable data path device |
US4940909A (en) * | 1989-05-12 | 1990-07-10 | Plus Logic, Inc. | Configuration control circuit for programmable logic devices |
US5959466A (en) * | 1997-01-31 | 1999-09-28 | Actel Corporation | Field programmable gate array with mask programmed input and output buffers |
US6150837A (en) * | 1997-02-28 | 2000-11-21 | Actel Corporation | Enhanced field programmable gate array |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3987287A (en) * | 1974-12-30 | 1976-10-19 | International Business Machines Corporation | High density logic array |
IT1063025B (it) * | 1975-04-29 | 1985-02-11 | Siemens Ag | Disposizione circuitale logica integrata e programmabile |
GB1549642A (en) * | 1976-08-03 | 1979-08-08 | Nat Res Dev | Inverters and logic gates employing inverters |
US4207556A (en) * | 1976-12-14 | 1980-06-10 | Nippon Telegraph And Telephone Public Corporation | Programmable logic array arrangement |
US4240094A (en) * | 1978-03-20 | 1980-12-16 | Harris Corporation | Laser-configured logic array |
-
1981
- 1981-07-20 US US06/284,431 patent/US4458163A/en not_active Expired - Lifetime
-
1982
- 1982-07-19 JP JP57125611A patent/JPS5824240A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5824240A (ja) | 1983-02-14 |
US4458163A (en) | 1984-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4631686A (en) | Semiconductor integrated circuit device | |
EP0840455B1 (en) | A microcontroller accessible macrocell | |
US5686844A (en) | Integrated circuit pins configurable as a clock input pin and as a digital I/O pin or as a device reset pin and as a digital I/O pin and method therefor | |
US4414547A (en) | Storage logic array having two conductor data column | |
US5315178A (en) | IC which can be used as a programmable logic cell array or as a register file | |
US5952846A (en) | Method for reducing switching noise in a programmable logic device | |
US5386155A (en) | Apparatus and method for selecting polarity and output type in a programmable logic device | |
JPS6364088B2 (enrdf_load_stackoverflow) | ||
US5847450A (en) | Microcontroller having an n-bit data bus width with less than n I/O pins | |
US6798272B2 (en) | Shift register for sequential fuse latch operation | |
US5452229A (en) | Programmable integrated-circuit switch | |
KR100849121B1 (ko) | 전기 아이디 회로 및 방법 | |
KR19990012411A (ko) | 복합 데이터 테스트가 간단한 반도체 메모리장치 | |
US5402381A (en) | Semiconductor memory circuit having bit clear and/or register initialize function | |
US7225321B2 (en) | Reprogrammable microprogram based reconfigurable multi-cell logic concurrently processing configuration and data signals | |
EP0289035B1 (en) | MOS Gate array device | |
JPH05101669A (ja) | 半導体記憶装置 | |
JPS6211382B2 (enrdf_load_stackoverflow) | ||
JP3944639B2 (ja) | プログラマブル論理装置 | |
US3790959A (en) | Capacitive read only memory | |
US6693453B1 (en) | Re-programmable logic array | |
US5384732A (en) | Semiconductor device comprising a function change over switching circuit having a non-volatile storage device | |
JPH07297291A (ja) | フィールドプログラマブルゲートアレイ | |
KR0142369B1 (ko) | 시스템 오동작 방지용 신호선 제어회로 | |
JPH06259995A (ja) | 半導体記憶装置 |