JPS6143741B2 - - Google Patents

Info

Publication number
JPS6143741B2
JPS6143741B2 JP4139678A JP4139678A JPS6143741B2 JP S6143741 B2 JPS6143741 B2 JP S6143741B2 JP 4139678 A JP4139678 A JP 4139678A JP 4139678 A JP4139678 A JP 4139678A JP S6143741 B2 JPS6143741 B2 JP S6143741B2
Authority
JP
Japan
Prior art keywords
memory
timing
access request
memory module
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP4139678A
Other languages
English (en)
Japanese (ja)
Other versions
JPS54133847A (en
Inventor
Yoshio Nakano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP4139678A priority Critical patent/JPS54133847A/ja
Publication of JPS54133847A publication Critical patent/JPS54133847A/ja
Publication of JPS6143741B2 publication Critical patent/JPS6143741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
JP4139678A 1978-04-08 1978-04-08 Control system of memory unit Granted JPS54133847A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4139678A JPS54133847A (en) 1978-04-08 1978-04-08 Control system of memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4139678A JPS54133847A (en) 1978-04-08 1978-04-08 Control system of memory unit

Publications (2)

Publication Number Publication Date
JPS54133847A JPS54133847A (en) 1979-10-17
JPS6143741B2 true JPS6143741B2 (ko) 1986-09-29

Family

ID=12607209

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4139678A Granted JPS54133847A (en) 1978-04-08 1978-04-08 Control system of memory unit

Country Status (1)

Country Link
JP (1) JPS54133847A (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59134975U (ja) * 1983-02-28 1984-09-08 日本電気ホームエレクトロニクス株式会社 テレビジヨン文字多重放送受信機の表示制御回路
JPS60217443A (ja) * 1984-04-12 1985-10-31 Nec Corp 記憶制御方式

Also Published As

Publication number Publication date
JPS54133847A (en) 1979-10-17

Similar Documents

Publication Publication Date Title
US4737932A (en) Processor
US3736569A (en) System for controlling power consumption in a computer
US3931613A (en) Data processing system
JP2002041445A (ja) 高性能ｄｍａコントローラ
US4835684A (en) Microcomputer capable of transferring data from one location to another within a memory without an intermediary data bus
US4048623A (en) Data processing system
US20070055839A1 (en) Processing operation information transfer control systems and methods
EP0055623B1 (en) Direct memory-access mode for a high-speed memory system
US5615348A (en) Microprocessor having register bank architecture
US4089052A (en) Data processing system
EP0287600B1 (en) Method and device to execute two instruction sequences in an order determined in advance
JPS6143741B2 (ko)
US6938118B1 (en) Controlling access to a primary memory
IE61306B1 (en) Method and device to execute two instruction sequences in an order determined in advance
US6188626B1 (en) Method of refreshing dynamic random access memory
US6370651B1 (en) Synchronizing user commands to a microcontroller in a memory device
JP2003248652A (ja) 高性能ｄｍａコントローラ
US6493775B2 (en) Control for timed access of devices to a system bus
JPS5925320B2 (ja) 共有記憶装置の制御装置
US6980314B1 (en) Method and device for improving utilization of a bus
JP3180877B2 (ja) メモリインターフェ−ス回路
JP3049125B2 (ja) Ｃｐｕ間割込み制御装置
JP3063945B2 (ja) 時分割スイッチ制御方式
RU1777147C (ru) Мультипрограммное вычислительное устройство
JP2912090B2 (ja) タイムスロットインタチェンジ回路