JPS6142625U - CPU power consumption reduction device - Google Patents

CPU power consumption reduction device

Info

Publication number
JPS6142625U
JPS6142625U JP12527884U JP12527884U JPS6142625U JP S6142625 U JPS6142625 U JP S6142625U JP 12527884 U JP12527884 U JP 12527884U JP 12527884 U JP12527884 U JP 12527884U JP S6142625 U JPS6142625 U JP S6142625U
Authority
JP
Japan
Prior art keywords
power consumption
cpu
output port
reduction device
consumption reduction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12527884U
Other languages
Japanese (ja)
Inventor
和夫 浅見
房吉 大河内
昇 古川
隆保 輿石
Original Assignee
株式会社リコー
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社リコー filed Critical 株式会社リコー
Priority to JP12527884U priority Critical patent/JPS6142625U/en
Publication of JPS6142625U publication Critical patent/JPS6142625U/en
Pending legal-status Critical Current

Links

Landscapes

  • Power Sources (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の構成を示す一実施例のブロック図、第
2図は本考案のフローチャート、第3図は本考案の他の
実施例を示す図である。 1・・・CPU, 2・・・分周回路、3・・・クロツ
ク切分け回路、4・・・出力ポート、5・・・発振器。
FIG. 1 is a block diagram of one embodiment showing the configuration of the present invention, FIG. 2 is a flow chart of the present invention, and FIG. 3 is a diagram showing another embodiment of the present invention. 1... CPU, 2... Frequency divider circuit, 3... Clock separation circuit, 4... Output port, 5... Oscillator.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] CPUと、リセット付のn段分周回路と、クロツク切分
け回路と、出力ポートからなり、CPUが低消費電力モ
ードに入りたい出力ポートに信号を出してクロックを低
速に″切り換え、また、割込み等の要求により処理が必
要になった時は、再び出力ポートに信号を出し高速クロ
ツクモードとすることを特徴とするCPUの低消費電力
化装置。
It consists of a CPU, an n-stage frequency divider circuit with a reset, a clock isolation circuit, and an output port.The CPU sends a signal to the output port that wants to enter low power consumption mode to switch the clock to a low speed, and also handles interrupts. A device for reducing power consumption of a CPU, which is characterized in that when processing becomes necessary due to a request such as that, a signal is sent to an output port again to set it to a high-speed clock mode.
JP12527884U 1984-08-20 1984-08-20 CPU power consumption reduction device Pending JPS6142625U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12527884U JPS6142625U (en) 1984-08-20 1984-08-20 CPU power consumption reduction device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12527884U JPS6142625U (en) 1984-08-20 1984-08-20 CPU power consumption reduction device

Publications (1)

Publication Number Publication Date
JPS6142625U true JPS6142625U (en) 1986-03-19

Family

ID=30683966

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12527884U Pending JPS6142625U (en) 1984-08-20 1984-08-20 CPU power consumption reduction device

Country Status (1)

Country Link
JP (1) JPS6142625U (en)

Similar Documents

Publication Publication Date Title
JPS61128832U (en)
JPS6142625U (en) CPU power consumption reduction device
JPS5920732U (en) timer circuit
JPS59118036U (en) data input circuit
JPS6095602U (en) Control circuit safety circuit
JPS6035636U (en) Flip-flop circuit with inversion inhibit mode
JPS6025240U (en) frequency conversion circuit
JPS61334U (en) Tri-state gate element chip
JPS6117690U (en) clock device
JPS58124895U (en) Alarm signal holding circuit
JPS5984697U (en) Arithmetic circuit
JPS5976135U (en) filter circuit
JPS59100351U (en) Processor synchronous control circuit
JPS59189336U (en) input circuit
JPS61103727U (en)
JPS58132433U (en) buffer circuit
JPS58107633U (en) Output circuit
JPS59129395U (en) Motor drive display circuit
JPS6115858U (en) Hum remover
JPS6095638U (en) Control device
JPS6020654U (en) microprocessor interrupt circuit
JPS6057227U (en) Power-on reset circuit
JPS606346U (en) signal delay circuit
JPS5953441U (en) microprocessor
JPS6061830U (en) voltage limiter circuit