JPS6141174B2 - - Google Patents
Info
- Publication number
- JPS6141174B2 JPS6141174B2 JP55012613A JP1261380A JPS6141174B2 JP S6141174 B2 JPS6141174 B2 JP S6141174B2 JP 55012613 A JP55012613 A JP 55012613A JP 1261380 A JP1261380 A JP 1261380A JP S6141174 B2 JPS6141174 B2 JP S6141174B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- received
- bit
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 5
- 230000001360 synchronised effect Effects 0.000 description 3
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/23—Majority or minority circuits, i.e. giving output having the state of the majority or the minority of the inputs
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Hardware Redundancy (AREA)
- Safety Devices In Control Systems (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1261380A JPS56110342A (en) | 1980-02-05 | 1980-02-05 | 3-bit majority circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1261380A JPS56110342A (en) | 1980-02-05 | 1980-02-05 | 3-bit majority circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56110342A JPS56110342A (en) | 1981-09-01 |
| JPS6141174B2 true JPS6141174B2 (enrdf_load_stackoverflow) | 1986-09-12 |
Family
ID=11810216
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1261380A Granted JPS56110342A (en) | 1980-02-05 | 1980-02-05 | 3-bit majority circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56110342A (enrdf_load_stackoverflow) |
-
1980
- 1980-02-05 JP JP1261380A patent/JPS56110342A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56110342A (en) | 1981-09-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1300029A (en) | Information buffer unit | |
| JPS5958558A (ja) | 並列周期的冗長チエツク回路 | |
| EP0297581A3 (en) | Pseudo-noise sequence generator | |
| JPS6141174B2 (enrdf_load_stackoverflow) | ||
| JPS6238975A (ja) | 自己相関装置 | |
| US3988580A (en) | Storage of information | |
| US4352181A (en) | Device for synchronising multiplex lines in a time-division exchange | |
| JP2639105B2 (ja) | Ｍｏｓ型シフトレジスタ | |
| JPH0317413B2 (enrdf_load_stackoverflow) | ||
| JPS5941336B2 (ja) | バツフアメモリ装置 | |
| JP2674810B2 (ja) | 多重化ｎ連一致保護回路 | |
| JPS5739671A (en) | Shrinking system for facsimile picture signal | |
| JPS61289448A (ja) | バツフア記憶装置 | |
| JPS6118153B2 (enrdf_load_stackoverflow) | ||
| SU1624532A1 (ru) | Д-триггер | |
| SU900317A1 (ru) | Запоминающее устройство | |
| SU1278977A1 (ru) | Ассоциативное запоминающее устройство | |
| JPS6221427B2 (enrdf_load_stackoverflow) | ||
| SU1251340A2 (ru) | Декодирующее устройство | |
| JPH0664665B2 (ja) | 警報の待ち受け回路 | |
| US4622684A (en) | Device for recognition of binary words | |
| SU1605244A1 (ru) | Устройство дл сопр жени источника и приемника информации | |
| SU879583A1 (ru) | Устройство дл сравнени чисел | |
| SU447708A1 (ru) | Устройство дл формировани к-значных функций | |
| SU1536366A1 (ru) | Устройство дл ввода-вывода информации |