JPS6141004B2 - - Google Patents

Info

Publication number
JPS6141004B2
JPS6141004B2 JP56204206A JP20420681A JPS6141004B2 JP S6141004 B2 JPS6141004 B2 JP S6141004B2 JP 56204206 A JP56204206 A JP 56204206A JP 20420681 A JP20420681 A JP 20420681A JP S6141004 B2 JPS6141004 B2 JP S6141004B2
Authority
JP
Japan
Prior art keywords
latch
signal
error
reset
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56204206A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58105318A (ja
Inventor
Tetsuo Okamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56204206A priority Critical patent/JPS58105318A/ja
Publication of JPS58105318A publication Critical patent/JPS58105318A/ja
Publication of JPS6141004B2 publication Critical patent/JPS6141004B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Retry When Errors Occur (AREA)
JP56204206A 1981-12-17 1981-12-17 リセツト制御方式 Granted JPS58105318A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56204206A JPS58105318A (ja) 1981-12-17 1981-12-17 リセツト制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56204206A JPS58105318A (ja) 1981-12-17 1981-12-17 リセツト制御方式

Publications (2)

Publication Number Publication Date
JPS58105318A JPS58105318A (ja) 1983-06-23
JPS6141004B2 true JPS6141004B2 (enrdf_load_stackoverflow) 1986-09-12

Family

ID=16486585

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56204206A Granted JPS58105318A (ja) 1981-12-17 1981-12-17 リセツト制御方式

Country Status (1)

Country Link
JP (1) JPS58105318A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS58105318A (ja) 1983-06-23

Similar Documents

Publication Publication Date Title
US4428044A (en) Peripheral unit controller
US4684885A (en) Arrangement for on-line diagnostic testing of an off-line standby processor in a duplicated processor configuration
JPH01154240A (ja) 単一レールインターフェイスにエラーチェック機能を有する二重レールプロセッサ
US5644700A (en) Method for operating redundant master I/O controllers
JPH01154241A (ja) 同期二重コンピュータシステム
JPH01154243A (ja) 耐欠陥性でない要素と耐欠陥性システムとのインターフェイス
CA2339783A1 (en) Fault tolerant computer system
JPS5812603B2 (ja) 入出力活動監視装置
RU1792540C (ru) Многопроцессорна вычислительна система
JPS6141004B2 (enrdf_load_stackoverflow)
US5584028A (en) Method and device for processing multiple, asynchronous interrupt signals
US4327409A (en) Control system for input/output apparatus
JPH03232040A (ja) データ処理装置
JPS6361337A (ja) 自動リセツト方法
JP2954040B2 (ja) 割込監視装置
JPS59200365A (ja) 制御情報転送方式
JPS6019532B2 (ja) エラー検出制御方式
JPS599927B2 (ja) デ−タ転送制御方式
JPS62245362A (ja) マルチプロセツサシステムのリセツト方式
JPS5938608B2 (ja) デ−タ転送制御方式
JPS5838808B2 (ja) マルチプロセツサシステムにおけるデ−タ転送方式
JPH04107670A (ja) マイクロプロセッサシステム
JPH03198136A (ja) Ｄｍａ転送データチェック方式
JPS58107932A (ja) 共通バス障害チエツク方式
JPS5894043A (ja) マイクロコンピユ−タ装置